2014 IEEE International Symposium on Circuits and Systems (ISCAS) 2014
DOI: 10.1109/iscas.2014.6865728
|View full text |Cite
|
Sign up to set email alerts
|

25-Gbps×4 optical transmitter with adjustable asymmetric pre-emphasis in 65-nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
9
0

Year Published

2015
2015
2022
2022

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 18 publications
(9 citation statements)
references
References 4 publications
0
9
0
Order By: Relevance
“…A cascade of three delay stages controls the delay and the polarity of the pre-emphasis pulse for A0 and A1. As already demonstrated by [10], introducing explicitly pulse width distortion (PWD) in the main data path A0 can result in an asymmetric equalized response. For this design, the asymmetric behavior is further expanded by introducing PWD in the other data path A1 as well.…”
Section: A Descriptionmentioning
confidence: 89%
See 2 more Smart Citations
“…A cascade of three delay stages controls the delay and the polarity of the pre-emphasis pulse for A0 and A1. As already demonstrated by [10], introducing explicitly pulse width distortion (PWD) in the main data path A0 can result in an asymmetric equalized response. For this design, the asymmetric behavior is further expanded by introducing PWD in the other data path A1 as well.…”
Section: A Descriptionmentioning
confidence: 89%
“…To enhance the modulation speed, a lot of effort has been recently devoted to both develop novel VCSEL designs and dedicated driver circuits implementing feed forward equalization (FFE), sometimes combined with multi-level modulation formats [3], [5], [10]- [22]. Concerning the VCSEL design, Vertilas has already demonstrated, through its InP platform, 1.55 µm-VCSELs with a bandwidth up to 18 GHz and an optical power up to 4 mW at room temperature [3], [6], and the 1.3 µm solution presented in this manuscript achieves similar performance.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Transistors can be stacked to reach multiples of breakdown voltages. This is a technique common for drivers in CMOS such as [22], [23], or [24]. However, this technique is sensitive to start-up sequences and might breakdown on transient peaks.…”
Section: Design Of the Laser Diode Drivermentioning
confidence: 99%
“…Anode drive has the potential to lower the supply voltage of the VCSEL driver, whereas cathode drive avoids the use of the slower p-type transistors in the high-speed path. Both still have one thing in common though, namely that the VCSEL driver is operated from multiple supply voltages to lower power consumption [1][2][3][4], with laser supply voltages ranging from 3.3 V to 5.8 V. In this paper, we will further focus on cathode drive and propose a solution to get rid of the multiple supply voltages.…”
Section: Introductionmentioning
confidence: 99%