2019 IEEE International Solid- State Circuits Conference - (ISSCC) 2019
DOI: 10.1109/isscc.2019.8662505
|View full text |Cite
|
Sign up to set email alerts
|

30.2 A 161mW 56Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14nm FinFET

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
37
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 13 publications
(37 citation statements)
references
References 5 publications
0
37
0
Order By: Relevance
“…The channel response exhibits 10-20 significant ISI terms at sampling rates of 80-100 GS/s, which dictates the CP length. With N = 128, the resulting overhead is only 7%, which is less than that reported in [16]. Although the (I)DFT size in our model is larger than that in [16] because of the larger number of sub-channels, our analysis reveals that the relevant , with σ j = 0 UI rms , 0.006 UI rms , 0.012 UI rms , and 0.018 UI rms (corresponding to 0 fs rms , 75 fs rms , 150 fs rms and 225 fs rms , respectively) DFT can be performed in roughly 391,100 logic gates, which is practical for transceivers implemented in, for example, 7-nm complementary metal-oxide semiconductor (CMOS) technologies.…”
Section: Simulation Resultsmentioning
confidence: 68%
See 4 more Smart Citations
“…The channel response exhibits 10-20 significant ISI terms at sampling rates of 80-100 GS/s, which dictates the CP length. With N = 128, the resulting overhead is only 7%, which is less than that reported in [16]. Although the (I)DFT size in our model is larger than that in [16] because of the larger number of sub-channels, our analysis reveals that the relevant , with σ j = 0 UI rms , 0.006 UI rms , 0.012 UI rms , and 0.018 UI rms (corresponding to 0 fs rms , 75 fs rms , 150 fs rms and 225 fs rms , respectively) DFT can be performed in roughly 391,100 logic gates, which is practical for transceivers implemented in, for example, 7-nm complementary metal-oxide semiconductor (CMOS) technologies.…”
Section: Simulation Resultsmentioning
confidence: 68%
“…By using modulation more complex than 16-QAM, one could potentially achieve a higher overall data rate than a 4-PAM system operating at the same sampling rate. A recent example of a DMT wireline system [16] reported a spectral efficiency of 2.5 b/sample whereas 4-PAM has a fixed spectral efficiency of 2 b/sample. Thus, [16] achieved the same data rate as 28 GS/s (56 Gb/s) 4-PAM transceivers while operating at a lower sampling rate of 22.4 GS/s.…”
Section: Nmentioning
confidence: 99%
See 3 more Smart Citations