2018 IEEE International Electron Devices Meeting (IEDM) 2018
DOI: 10.1109/iedm.2018.8614495
|View full text |Cite
|
Sign up to set email alerts
|

3D Monolithic Stacked 1T1R cells using Monolayer MoS<inf>2</inf> FET and hBN RRAM Fabricated at Low (150°C) Temperature

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
38
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
6
1

Relationship

2
5

Authors

Journals

citations
Cited by 41 publications
(38 citation statements)
references
References 8 publications
0
38
0
Order By: Relevance
“…This is because these 2D insulators ideally also have no dangling bonds and can adhere to the 2D semiconductors by van der Waals attraction, resulting in a minimized amount of interface states. Moreover, h‐BN dielectric stacks have shown a very high reliability when exposed to electrical fields, and have been already implemented in FETs, resistive switching based nonvolatile memories, and electronic synapses . Other wide bandgap 2D layered materials that may adhere to the 2D semiconducting channel by van der Waals attraction may also work well as gate dielectric in 2D‐FETs.…”
Section: Device Fabricationmentioning
confidence: 99%
“…This is because these 2D insulators ideally also have no dangling bonds and can adhere to the 2D semiconductors by van der Waals attraction, resulting in a minimized amount of interface states. Moreover, h‐BN dielectric stacks have shown a very high reliability when exposed to electrical fields, and have been already implemented in FETs, resistive switching based nonvolatile memories, and electronic synapses . Other wide bandgap 2D layered materials that may adhere to the 2D semiconducting channel by van der Waals attraction may also work well as gate dielectric in 2D‐FETs.…”
Section: Device Fabricationmentioning
confidence: 99%
“…This work demonstrated a novel compact memory cell that integrates the functionalities of both transistor and RRAM into a single "smart" device, which is uniquely enabled by vdW materials, leveraging CVD grown lateral graphene-WS 2graphene heterostructure as well as vertical heterostructured h-BN/WS 2 and h-BN/graphene stack configurations, thereby justifying the designation of "0.5T0.5R" memory cell. This hybrid structure reduces the device count of a conventional 1T1R cell by half and is shown to exhibit extraordinary performance, energy efficiency, and compactness, as benchmarked against previous reports on vdW-material based memory cells/devices [38]- [43] in Table I. Specifically, sub-10 ns SET/RESET, 0.07 pJ/bit energy consumption, and 12 μm 2 cell footprint are achieved, which represents a great leap in advancing RRAM and "1T1R" memory technology.…”
Section: Discussionmentioning
confidence: 69%
“…10(b). Although these numbers are better than previous reports on 2-D materials-based 1T1R memory cells [38], [39], more follow-up efforts are needed to derive further improvements. It is noteworthy that the transistor component introduces one more knob (the gate voltage, V g ) to control the memory cell resistance.…”
Section: B Rram Componentmentioning
confidence: 63%
“…As illustrated in left panel of Figure 5g, oxygen vacancies in active layer are accumulated near graphene edge, since the activation energy of O 2− diffusion in graphene electrode (0.15-0.8 eV) is much lower than that of TiN electrode (0.98-2.1 eV). By using 2D semiconductor as transistor channel material and 2D insulator as memristive material, respectively, researchers have experimentally demonstrated 3D monolithically integrated one-transistor oneresistor (1T1R) cells, [124] and shown potential of 2D materials in future high-density integration of memristive devices. This assumption has been justified by the results of spatially resolved Raman spectrum.…”
Section: Wwwadvelectronicmatdementioning
confidence: 99%