2009
DOI: 10.1049/iet-cds.2009.0118
|View full text |Cite
|
Sign up to set email alerts
|

5 GHz low power frequency synthesiser with dual-modulus counter

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
5
0

Year Published

2011
2011
2021
2021

Publication Types

Select...
3
2
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 12 publications
(5 citation statements)
references
References 18 publications
0
5
0
Order By: Relevance
“…It can be observed that although the frequency range of the MICS is covered, the total tuning range is narrower than the desired range due to parasitics and other variations in the fabrication process such as increased capacitance density of the MIM capacitors or smaller tuning range of the varactors. Previously proposed low power programmable frequency dividers and phase/frequency detectors were implemented using true single-phase clocked (TSPC) logic (Lee et al, 1999), (Kuo & Wu, 2006), (Kuo & Weng, 2009), (Lei et al, 2009). Although TSPC logic occupies small silicon area, it suffers from drawbacks such as generation of switching noise, charge leakage at low frequencies, and requires rail-to-rail input signal swing (Luong, 2004).…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…It can be observed that although the frequency range of the MICS is covered, the total tuning range is narrower than the desired range due to parasitics and other variations in the fabrication process such as increased capacitance density of the MIM capacitors or smaller tuning range of the varactors. Previously proposed low power programmable frequency dividers and phase/frequency detectors were implemented using true single-phase clocked (TSPC) logic (Lee et al, 1999), (Kuo & Wu, 2006), (Kuo & Weng, 2009), (Lei et al, 2009). Although TSPC logic occupies small silicon area, it suffers from drawbacks such as generation of switching noise, charge leakage at low frequencies, and requires rail-to-rail input signal swing (Luong, 2004).…”
Section: Resultsmentioning
confidence: 99%
“…A summary of the power consumption for each of the major blocks is given in Table 5. (Kuo & Wu, 2006) 2400 and 5000 1.8 2.6 1.08 (0.18μm) (Kuo & Weng, 2009) 5141 to 5860 1.5 4.8 0.934 (0.18μm) (Lei et al, 2009) 500 to 3500 1.8 The charge-pump used in this work is a modification of the low voltage charge pump circuit proposed in (Chang & Kuo, 2000) shown in Fig. 26.…”
Section: Resultsmentioning
confidence: 99%
“…The Pulse and Swallow counters in the programmable frequency divider are programmed to their initial value by clearing and presetting the D flip-flops, each corresponding to a bit in the control word. Previously proposed low power programmable frequency dividers and phase/frequency detectors were implemented using true single-phase clocked (TSPC) logic (Lee et al, 1999), (Kuo & Wu, 2006), (Kuo & Weng, 2009), (Lei et al, 2009). Although TSPC logic occupies small silicon area, it suffers from drawbacks such as generation of switching noise, charge leakage at low frequencies, and requires rail-to-rail input signal swing (Luong, 2004).…”
Section: Resultsmentioning
confidence: 99%
“…A summary of the power consumption for each of the major blocks is given in Table 5. (Kuo & Wu, 2006) 2400 and 5000 1.8 2.6 1.08 (0.18µm) (Kuo & Weng, 2009) 5141 to 5860 1.5 4.8 0.934 (0.18µm) (Lei et al, 2009) 500 to 3500 1.8 3.01 0.86 (0.18µm) (Pan et al, 2008) 1600 1.2 0.475 0.296 (0.18µm) (Kim et al, 2008) 3000 1.5 3.58 1.19 (0.18µm) (Zhang et al, 2009) 1700 1.5 3.2 1.88 (0.18µm) (Zhang et al, 2006) 440 1.8 0.54 1.23 (0.18µm) In order to perform the required function, the CLR signal is tied to the positive supply and the PRE signal is tied to the negative supply. The block diagram of the PDF is shown in Fig.…”
Section: Resultsmentioning
confidence: 99%
“…If the swallow counter is programmed off-chip, six additional inputs would be required for the test fixture. By analysing the truth table of Previously proposed low power programmable frequency dividers were implemented using true singlephase clocked (TSPC) logic [49], [50], [51]. Although TSPC logic occupies small silicon area, it suffers from drawbacks such as generation of switching noise, charge leakage at low frequencies, and requires rail-to-rail input signal swing [52].…”
Section: A Subthreshold Source-coupled Logic Programmable Dividermentioning
confidence: 99%