2017 IEEE International Solid-State Circuits Conference (ISSCC) 2017
DOI: 10.1109/isscc.2017.7870287
|View full text |Cite
|
Sign up to set email alerts
|

6.3 A 40-to-56Gb/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16nm FinFET

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 31 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…Fig. 2 shows half-rate DFE with speculative C1 tap, in which the upper DFE (above the dotted line) deals with odd data and lower DFE (below the dotted line) deals with even data [24,25]. Firstly, the adding and subtracting of tap coefficient C1 is performed in advance, and then the output signal of MUX is selected by the previous output.…”
Section: Half-rate Dfe With Speculative Tapmentioning
confidence: 99%
“…Fig. 2 shows half-rate DFE with speculative C1 tap, in which the upper DFE (above the dotted line) deals with odd data and lower DFE (below the dotted line) deals with even data [24,25]. Firstly, the adding and subtracting of tap coefficient C1 is performed in advance, and then the output signal of MUX is selected by the previous output.…”
Section: Half-rate Dfe With Speculative Tapmentioning
confidence: 99%