2012 International Conference on Devices, Circuits and Systems (ICDCS) 2012
DOI: 10.1109/icdcsyst.2012.6188781
|View full text |Cite
|
Sign up to set email alerts
|

64-bits low power CMOS SRAM by using 9T cell and charge recycling scheme

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2014
2014

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…In reported paper [2] authors have discussed sleep stack technique wherein multiple cell voltages have been used to reduce the leakage power. Careful selection of cell voltages reduces the leakage current up to a certain extent, also in [15] dynamic voltage scaling been discussed which says that during a fixed period of time the activity in a cache is only centered on a small subset of the lines. This behavior has been exploited to cut the leakage power of large caches by putting the cold cache lines into a state preserving low-power drowsy mode but Moving lines into and out of drowsy state incurs a slight performance loss [13].…”
Section: Sram Reviewmentioning
confidence: 99%
“…In reported paper [2] authors have discussed sleep stack technique wherein multiple cell voltages have been used to reduce the leakage power. Careful selection of cell voltages reduces the leakage current up to a certain extent, also in [15] dynamic voltage scaling been discussed which says that during a fixed period of time the activity in a cache is only centered on a small subset of the lines. This behavior has been exploited to cut the leakage power of large caches by putting the cold cache lines into a state preserving low-power drowsy mode but Moving lines into and out of drowsy state incurs a slight performance loss [13].…”
Section: Sram Reviewmentioning
confidence: 99%