2013
DOI: 10.1109/tasc.2012.2230294
|View full text |Cite
|
Sign up to set email alerts
|

64-kb Hybrid Josephson-CMOS 4 Kelvin RAM With 400 ps Access Time and 12 mW Read Power

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
39
0

Year Published

2013
2013
2023
2023

Publication Types

Select...
5
4
1

Relationship

0
10

Authors

Journals

citations
Cited by 69 publications
(39 citation statements)
references
References 12 publications
0
39
0
Order By: Relevance
“…Recently, a cryogenic 64 kbit hybrid JJ-CMOS RAM was successfully demonstrated [28]. This hybrid RAM can fill a niche in the memory hierarchy, in which access time requirements are less demanding.…”
Section: Introductionmentioning
confidence: 99%
“…Recently, a cryogenic 64 kbit hybrid JJ-CMOS RAM was successfully demonstrated [28]. This hybrid RAM can fill a niche in the memory hierarchy, in which access time requirements are less demanding.…”
Section: Introductionmentioning
confidence: 99%
“…While there has been considerable progress in superconductor fabrication technology [6], [7], automated design tools [8], and circuit complexity [9], [10], the lack of a suitable memory solution has, hitherto, remained a major risk to the eventual integration of superconducting logic into highperformance computing systems [3]. Recent efforts to advance the cryogenic memory state-of-the-art beyond superconducting quantum interference device (SQUID)-based memories [11] include hybrid Josephson-CMOS [12] and magnetic [13], [14] memory solutions. Here, we report on an experimental demonstration of a cryogenic magnetic memory unit cell built in a superconducting integrated circuit, paving the way to a memory solution that is dense, fast, robust, energy-efficient, and compatible with superconducting logic fabrication and signal levels.…”
Section: Introductionmentioning
confidence: 99%
“…The periphery circuits can be responsible for a significant fraction of RAM energy consumption and latency [17]- [21]. If not addressed, inefficiencies in RAM would eliminate most of the benefits of processor improvements [1].…”
Section: Introductionmentioning
confidence: 99%