2007
DOI: 10.1109/rfic.2007.380829
|View full text |Cite
|
Sign up to set email alerts
|

65nm CMOS Burst Generator for Ultra-Wideband Low Data Rate Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2008
2008
2015
2015

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…is the worst-case effective burst width and is given by (12) Here, is the inter-burst chip sequence with the worst-case peak power, which occurs when the chip sequence contains a minimum number of phase inversions. For single-pulse transmissions,…”
Section: B Predicting Pulsed-uwb Measurement Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…is the worst-case effective burst width and is given by (12) Here, is the inter-burst chip sequence with the worst-case peak power, which occurs when the chip sequence contains a minimum number of phase inversions. For single-pulse transmissions,…”
Section: B Predicting Pulsed-uwb Measurement Resultsmentioning
confidence: 99%
“…There are two distinct methods for generating UWB pulses using highly digital circuits: exciting a delay line [8], [10], or modulating the output of an oscillator [11], [12]. A ring oscillator-based solution can be advantageous since it requires fewer delay stages than an entire delay line, is highly amenable to bursting multiple pulses back-to-back, and can be used in conjunction with an integrated down-converting receiver.…”
Section: An Energy-efficient All-digital Uwb Transmittermentioning
confidence: 99%
See 1 more Smart Citation