7-bit 2.56 GS/s folding ADC with nanometric compatible architecture by using a high dynamic I/O folding amplifier

Martinez, L. A.; Flores‐Verdad, Guillermo Espinosa

doi:10.1109/lascas.2013.6518996

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2014

2015

Publication Types

Select...

Other2

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Different folding ADCs reported in [2]- [5] utilized voltage mode folding amplifiers which had either sinusoidal or triangular folding characteristics. Folding ADC with such folding characteristics causes error in digitization [6] and needs extra error correction/compensation circuitry.…”

Section: Introductionmentioning

confidence: 99%

A new CMOS current mode fast folding amplifier

Al-Absi

Dhar

Abuelma’atti

et al. 2014

2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)

View full text Add to dashboard Cite

Folding amplifiers are the key building blocks of folding flash analog to digital converters (ADC). Although, there are many folding amplifiers found in the literature, their transfer characteristics are either sinusoidal or triangular which causes digitization error and needs corrective measurements in foldingamplifier based ADCs. In this work, a new CMOS current-mode folding amplifier with saw-tooth transfer characteristics is proposed. The design is based on MOS operating in strong inversion. The functionality of the proposed circuit was confirmed using Tanner T-spice in TSMC 0.18µm technology. The worst case delay of the folding amplifier is found to be 25ns which is around 10 times faster than the most recent work found in the literature.

show abstract

Section: Introductionmentioning

confidence: 99%