2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers 2015
DOI: 10.1109/isscc.2015.7062971
|View full text |Cite
|
Sign up to set email alerts
|

8.5 A 16nm auto-calibrating dynamically adaptive clock distribution for maximizing supply-voltage-droop tolerance across a wide operating range

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
7
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 12 publications
(7 citation statements)
references
References 6 publications
0
7
0
Order By: Relevance
“…Error detection and recovery costs have decreased from 44 additional transistors per flip-flop for detection and dozens of clock cycles for recovery in the first Razor design [23], to only 3 additional transistors and as few as a single clock cycle in the latest version [65]. Likewise, recent advances in the design of ultra-fast on-chip voltage regulators and all-digital phase locked loops with subnanosecond response times have increased the potential benefits by enabling more aggressive timing speculation schemes [24][37] [8].…”
Section: Timing Speculationmentioning
confidence: 99%
“…Error detection and recovery costs have decreased from 44 additional transistors per flip-flop for detection and dozens of clock cycles for recovery in the first Razor design [23], to only 3 additional transistors and as few as a single clock cycle in the latest version [65]. Likewise, recent advances in the design of ultra-fast on-chip voltage regulators and all-digital phase locked loops with subnanosecond response times have increased the potential benefits by enabling more aggressive timing speculation schemes [24][37] [8].…”
Section: Timing Speculationmentioning
confidence: 99%
“…However, this GB costs significant additional power, since power increases as Vdd 2 and therefore also increases as GB 2 . To optimize the power consumption, there have been significant efforts to detect and mitigate these droops, to reduce the GB [2][3][4][5][6][7][8][9][10][11][12].…”
Section: Introductionmentioning
confidence: 99%
“…The digital droop detectors can be simpler to design, synthesizable, and could potentially provide a high-resolution signal across a wide voltage range. Once a droop is detected, several options have been suggested to mitigate it, including architectural instruction throttling [4], adaptive frequency throttling [7,10] and charge injection [3].…”
Section: Introductionmentioning
confidence: 99%
“…In [9], an on-die high-frequency supply droop detector using analog circuit [59], an adaptive clocking scheme using a critical path replica is proposed to modulate the global system clock and local clocks in presence of power supply noise. The droop monitoring circuits in both [61] and [59] monitor supply variation above 0.7V and consume higher power as compared to the proposed droop measurement scheme in this paper.…”
Section: Measurement Resultsmentioning
confidence: 99%
“…Noise due to package resonance and low-frequency droops takes time to recover and thus is present for multiple clock cycles and impacts performance globally across the chip. Existing work in literature such as [61] has proposed on-die dynamic voltage monitoring and adaptive clock distribution schemes to enable tolerance to power supply variations across a wide operating range. In [62], techniques for timing error detection and correction are proposed to reduce metastability occurring due to dynamic power supply and temperature variations.…”
Section: Introductionmentioning
confidence: 99%