2019 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS) 2019
DOI: 10.1109/bcicts45179.2019.8972765
|View full text |Cite
|
Sign up to set email alerts
|

82 GHz direct up-converter mixer using double-balanced Gilbert cell with sensitivity analysis at mm-wave frequency

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 8 publications
0
3
0
Order By: Relevance
“…The discrepancy between measurement and simulation at the midband is attributed to extra passive component losses in the LO and RF MNs. The LO-to-RF isolation is determined based on the I summarizes and compares the performance of prior published W -band SiGe-HBT active up-conversion mixers [8], [9], [10], [11], [12].…”
Section: Measurement Setups and Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The discrepancy between measurement and simulation at the midband is attributed to extra passive component losses in the LO and RF MNs. The LO-to-RF isolation is determined based on the I summarizes and compares the performance of prior published W -band SiGe-HBT active up-conversion mixers [8], [9], [10], [11], [12].…”
Section: Measurement Setups and Resultsmentioning
confidence: 99%
“…For instance, the number of required up-conversion mixers directly scales with the number of TX channels in a phased array, necessitating the minimization of mixer power consumption while ensuring sufficient conversion gain and linearity performance for higher-order modulation schemes. To date, there have only been a limited number of SiGe active up-conversion mixers [8], [9], [10], [11], [12] reported with marginal OP 1dB and considerably higher power consumption.…”
Section: Introductionmentioning
confidence: 99%
“…Their verification beyond the device level has been pursued by designing basic HF circuit building blocks with a relatively low device count and the following goals in mind: i) Verification of models under a variety of realistic circuit operating conditions; ii) Identification of model shortcomings as early as possible in a process development stage; iii) Performance evaluation of the process technology in terms of its suitability for target applications. Several benchmark circuits have been designed [40]- [43]. The results of two circuits will be briefly discussed below.…”
Section: E Benchmark Circuit Blocks For Model Verificationmentioning
confidence: 99%