90nm 4.7ps-Resolution 0.7-LSB Single-Shot Precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization

Henzler, Stephan; Koeppe, S.; Kamp, W.; Mulatz, H.; Schmitt‐Landsiedel, D.

doi:10.1109/isscc.2008.4523300

Cited by 86 publications

(41 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This concept can be realized by placing a resistor divider between two nodes of an inverter, as presented in [15]. The divider interpolates the input and output signals of the digital gate, and creates new intermediate signals which effectively divide the gate-delay into smaller intervals.…”

Section: A Flash Tdcmentioning

confidence: 99%

Design and assessment of a 6 ps-resolution time-to-digital converter with 5 MGy gamma-dose tolerance for nuclear instrumentation

Cao

Leroux²,

Cock

et al. 2011

2011 2nd International Conference on Advancements in Nuclear Instrumentation, Measurement Methods and Their Applications

View full text Add to dashboard Cite

Time-to-Digital Converters (TDCs) are key building blocks in time-based mixed-signal systems, used for the digitization of analog signals in time domain. A short survey on state-of-the-art TDCs is given. In order to realize a TDC with picosecond time resolution as well as multi MGy gamma-dose radiation tolerance, a novel multi-stage noise-shaping (MASH) delta-sigma (∆Σ) TDC structure is proposed. The converter, implemented in 0.13 µm, achieves a time resolution of 5.6 ps and an ENOB of 11 bits, when the oversampling ratio (OSR) is 250. The TDC core consumes only 1.7 mW, and occupies an area of 0.11 mm 2 . Owing to the usage of circuit level radiation hardened-by-design techniques, such as passive RC oscillators and constant-gm biasing, the TDC exhibits enhanced radiation tolerance. At a low dose rate of 1.2 kGy/h, the frequency of the counting clock in the TDC remains constant up to at least 160 kGy. Even after a total dose of 3.4 MGy at a high dose rate of 30 kGy/h, the TDC still achieves a time resolution of 10.5 ps with an OSR of 250.

show abstract

Section: A Flash Tdcmentioning

confidence: 99%

Design and assessment of a 6 ps-resolution time-to-digital converter with 5 MGy gamma-dose tolerance for nuclear instrumentation

Cao

Leroux²,

Cock

et al. 2011

2011 2nd International Conference on Advancements in Nuclear Instrumentation, Measurement Methods and Their Applications

View full text Add to dashboard Cite

show abstract

“…However this resolution is sometimes not enough for a precise analog signal processing required to find 1 ps time resolution. Some TDCs realized sub-gate delay resolution by the Vernier delay line [1], interpolation [2] and a delay line with local passive interpolation [3], however, it is difficult to realize 1 ps resolution with small area and simple processing. Then, time difference amplifiers (TDA) [4,5,6] are an innovative method to improve the time resolution as well as the evolution of the ADCs.…”

Section: Introductionmentioning

confidence: 99%

A 8bit two stage time-to-digital converter using time difference amplifier

Mandai¹,

Nakura

Ikeda

et al. 2010

IEICE Electron. Express

View full text Add to dashboard Cite

Abstract:We propose a 8 bit two stage time-to-digital converter (TDC) using a time difference amplifier. The time resolution is 1.89 ps, and DNL of 0.9 and INL of 1.0 are achieved in simulation assuming the standard 0.18 um CMOS. To amplify the time residue of the first stage, the 16x cascaded time difference amplifier (TDA) using differential logic delay cells is employed. Time resolution of the proposed TDC becomes finer by employing the 16x cascaded TDA and the linearity is improved by using only one TDA in the two stage TDC instead of using a lot of TDAs.

show abstract

“…A Time-to-Digital-Converter (TDC) is to measure the interval time between two signals, and its time resolution of several pico seconds is achieved when it is implemented with advanced CMOS process [1][2][3][4][5]. Its applications are gradually expanding such as a phase comparator of all-digital-PLL, a sensor interface circuit, modulation circuit and demodulation circuit as well as a TDC-based ADC [1][2][3][4][5][6].…”

Section: Introductionmentioning

confidence: 99%

“…Its applications are gradually expanding such as a phase comparator of all-digital-PLL, a sensor interface circuit, modulation circuit and demodulation circuit as well as a TDC-based ADC [1][2][3][4][5][6]. The TDC will play more important role in nano-CMOS era because it is well-matched to implement with fine digital CMOS process; it consists of mostly digital circuits, and as the switching speed increases, its performance is improved.…”

Section: Introductionmentioning

confidence: 99%