2015 IEEE International Symposium on Circuits and Systems (ISCAS) 2015
DOI: 10.1109/iscas.2015.7169305
|View full text |Cite
|
Sign up to set email alerts
|

A 0.19-V minimum input low energy level shifter for extremely low-voltage VLSIs

Abstract: In this paper, we propose a low-power level shifter (LS) capable of converting extremely low-input voltage into highoutput voltage. The proposed LS consists of a pre-amplifier with a logic error correction circuit and an output latch stage. The pre-amplifier generates complementary amplified signals, and the latch stage converts them into full-swing output signals. Simulated results demonstrated that the proposed LS in a 0.18-µm CMOS process can convert a 0.19-V input into 1.8-V output correctly. The energy an… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
11
0

Year Published

2017
2017
2020
2020

Publication Types

Select...
8

Relationship

2
6

Authors

Journals

citations
Cited by 29 publications
(11 citation statements)
references
References 8 publications
0
11
0
Order By: Relevance
“…The SAE signal timing is set separately for each SRAM scheme to meet the six-sigma RAPY. After the analysis for several level-shifter candidates [29]- [31], MWCMHB [29] is decided as a level-shifter design because of its low power consumption.…”
Section: Circuit-level Simulation Resultsmentioning
confidence: 99%
“…The SAE signal timing is set separately for each SRAM scheme to meet the six-sigma RAPY. After the analysis for several level-shifter candidates [29]- [31], MWCMHB [29] is decided as a level-shifter design because of its low power consumption.…”
Section: Circuit-level Simulation Resultsmentioning
confidence: 99%
“…As a result design cost and chip area found to be minimized. A level shifter with preamplifier along with an error correction circuit and also an output latch stage was proposed by Matsuzka et al proved to be dissipating large energy and have long transition time [15]. Since the circuit is based on a single transistor to help reducing the cost of the design.…”
Section: Literature Surveymentioning
confidence: 99%
“…Various hybrid LSs based on a combination of the current mirror structure and voltage latch structure are exploited in [9,10]. These LSs can successfully convert a signal from sub-threshold to nominal voltage, achieving an optimal trade-off between speed and power consumption.…”
Section: Conventional Designs and Previous Workmentioning
confidence: 99%
“…Moreover, the power consumption is inefficient due to the large short-circuit current. To solve these problems, several LSs have been investigated in [1,2,3,4,5,6,7,8,9,10]. Generally, these schemes can be summarized in three categories: the current mirror structure [1,2,3,4], the cross-coupled latch structure [5,6,7,8], and the hybrid voltage-current structure [9,10].…”
Section: Introductionmentioning
confidence: 99%