2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)
DOI: 10.1109/isscc.2004.1332669
|View full text |Cite
|
Sign up to set email alerts
|

A 1.4 Gb/s DLL using 2nd order charge-pump scheme with low phase/duty error for high-speed DRAM application

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
references
References 1 publication
0
0
0
Order By: Relevance