2009 IEEE Custom Integrated Circuits Conference 2009
DOI: 10.1109/cicc.2009.5280750
|View full text |Cite
|
Sign up to set email alerts
|

A 1.4 MHz 0.21 mW MPEG-2/4 AAC single chip decoder

Abstract: A low power and full ASIC MPEG-2/4 AAC single chip decoder is presented. The decoding blocks are partitioned into four dedicated hardware modules with the complexity and operational type analysis. Through algorithm, architecture, RTL and circuit level lower power techniques, the proposed AAC decoder is operated at 1.4 MHz for the 44.1 KHz sampling frequency and consumes only 0.21 mW using TSMC 0.13 µm library.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2010
2010
2015
2015

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
references
References 5 publications
0
0
0
Order By: Relevance