2007 IEEE Symposium on VLSI Circuits 2007
DOI: 10.1109/vlsic.2007.4342706
|View full text |Cite
|
Sign up to set email alerts
|

A 1.5V, 1.6Gb/s/pin, 1Gb DDR3 SDRAM with an Address Queuing Scheme and Bang-Bang Jitter Reduced DLL Scheme

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2008
2008
2013
2013

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
references
References 2 publications
0
0
0
Order By: Relevance