2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers 2009
DOI: 10.1109/isscc.2009.4977347
|View full text |Cite
|
Sign up to set email alerts
|

A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2013
2013

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…studies have been carried out to achieve an optimal tradeoff between these two objectives. Among these studies, DVS is one of the most widely applied techniques [128][129][130][131][132][133][134][135]. With DVS, the energy dissipation can be reduced substantially by scaling down the supply voltage when the operating workload is low.…”
Section: Resultsmentioning
confidence: 99%
“…studies have been carried out to achieve an optimal tradeoff between these two objectives. Among these studies, DVS is one of the most widely applied techniques [128][129][130][131][132][133][134][135]. With DVS, the energy dissipation can be reduced substantially by scaling down the supply voltage when the operating workload is low.…”
Section: Resultsmentioning
confidence: 99%