Proceedings of Custom Integrated Circuits Conference
DOI: 10.1109/cicc.1996.510578
|View full text |Cite
|
Sign up to set email alerts
|

A 1.8 V 36 mW DSP for the half-rate speech codec

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 2 publications
0
1
0
Order By: Relevance
“…Since one frame is composed of 240 samples with the sampling rate of 8kHz, the whole codec process per frame has to be completed within 30 msec so that a decoding speech signal should not be broken. Consequently, in order to realize a realtime codec with the use of this conventional 16 bit DSP, a clock frequency needs 49.66MHz in case of ( 10). Mechanism A improves the processing ability, but increases the chip size because of the added pipeline registers.…”
Section: A Computational Cost Analysismentioning
confidence: 99%
“…Since one frame is composed of 240 samples with the sampling rate of 8kHz, the whole codec process per frame has to be completed within 30 msec so that a decoding speech signal should not be broken. Consequently, in order to realize a realtime codec with the use of this conventional 16 bit DSP, a clock frequency needs 49.66MHz in case of ( 10). Mechanism A improves the processing ability, but increases the chip size because of the added pipeline registers.…”
Section: A Computational Cost Analysismentioning
confidence: 99%