Phone: +81(6)879-7808, Fax: +81(6)875-5902, Email: {fujita, okuhata, miki, onoe, sirakawa} Bise.eng.osaka-u.ac.jp
Dec.Abstract A VLSI implementation of the H.324 audiovisual codec is described. A number of sophisticated low-power architectures have been devised dedicatedly for the mobile use. A set of specific functional units, each corresponding to a process of H.263 video codec, is employed to lighten different performance bottlenecks. A compact DSP core composed of two MAC units is used for both ACELP and MP-MLQ coding schemes of the G.723.1 speech codec. The proposed audiovisual codec core has been implemented by using 0.35pm CMOS 4LM technology, which contains totally 420k transistors with the dissipation of 224.32mW from single 3.3V supply.
IntroductionThe H.324(1) international standard specifies the low bitrate audiovisual communication based on PSTN (Pub-