A 10 Bit 5 MS/s Column SAR ADC With Digital Error Correction for CMOS Image Sensors

Abstract

This paper proposes a SAR ADC whose readout speed is improved by 33%, through applying a digital error correction (DEC) method, compared to an alternative without using the DEC technique. The proposed addition-only DEC alleviates the ADC's incomplete settling errors, hence improving conversion rate while maintaining accuracy. It is based on a binary bridged SAR architecture with 4 redundant capacitors and conversion cycles, which ensure the ADC's linearity of 10 bit within a 5 bit accuracy's settling time. The proposed SAR keeps the same straightforward timing diagram as that in a conventional SAR ADC, incurring no offset to the ADC. Measurement results of 15 columns of SAR ADCs, sampling at 5 MS/s on the same CMOS image sensor (CIS) chip, show integral nonlinearity (INL) around 3 LSB (1LSB = 1mV), when sampling at 5 MHz, after a proposed swift digital background calibration that incurs no additional hardware complexity. The CIS array read out by the proposed column-level SAR ADCs is measured reasonable photoelectron transfer characteristics.

Enhanced Linearity in FD-SOI CMOS Body-Input Analog Circuits – Application to Voltage-Controlled Ring Oscillators and Frequency-Based ΣΔ ADCs

“…V bn = 0 and V bp = V dd . In this case, it can be shown from (20) that the oscillation frequency is given by:…”

A 9-10-Bit Adjustable and Energy-Efficient Switching Scheme for Successive Approximation Register Analog-to-Digital Converter with One Least Significant Bit Common-Mode Voltage Variation

“…The analog-to-digital converter (ADC) is one of the core modules of the electronic terminal equipment; it can realize the conversion of analog signals to digital signals. The successive approximation analog-to-digital converter (SAR ADC) is suitable for low power consumption applications due to its simple structure, high speed, and low power consumption [ 1 , 2 , 3 , 4 , 5 ]. This design proposes a 9-10-bit adjustable scheme and designs a bit-count control circuit [ 6 ].…”

A 10 bit 1 MS/s SAR ADC with one LSB common-mode shift energy-efficient switching scheme for image sensor

“…In recent years, successive approximation register (SAR) analog-to-digital converter (ADC) has been widely used in image sensors because of its low power consumption [1][2][3][4]. Figure 1 shows the basic processing units in a image sensor application, ADC is an intermediate unit that converts analog signals into digital signals.…”