2006 International Symposium on Intelligent Signal Processing and Communications 2006
DOI: 10.1109/ispacs.2006.364849
|View full text |Cite
|
Sign up to set email alerts
|

A 10-Bit Folded Multi-LSB Decided Resistor String Digital to Analog Converter

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2010
2010
2016
2016

Publication Types

Select...
5

Relationship

1
4

Authors

Journals

citations
Cited by 13 publications
(8 citation statements)
references
References 3 publications
0
8
0
Order By: Relevance
“…The switch network is optionally used to route one analogue input signal up to eight discriminators inside the ASIC. The DACs are differential with a resistor string architecture [5] to guarantee their monotonicity. They can be individually programmed through a slow control interface compatible with the serial to parallel (SPI) protocol.…”
Section: Nuclear Instruments and Methods Inmentioning
confidence: 99%
“…The switch network is optionally used to route one analogue input signal up to eight discriminators inside the ASIC. The DACs are differential with a resistor string architecture [5] to guarantee their monotonicity. They can be individually programmed through a slow control interface compatible with the serial to parallel (SPI) protocol.…”
Section: Nuclear Instruments and Methods Inmentioning
confidence: 99%
“…There is one DAC per channel and all DACs are individually programmed through a slow control interface compatible with the serial to parallel interface (SPI) protocol. The differential DAC is based on two single ended 9 bit DACs [6] driven by a digital decoder in order to produce the 1023 voltage steps. The ladder architecture of the DAC ensures the output monotonicity and exhibits a 10 bit resolution with a maximal dynamic range of 2.9 V. The absolute values of DAC differential and integral non linearity are both less 0.5 LSB (LSB ¼ UDAC $ 2:85 mV).…”
Section: Analogue Inputsmentioning
confidence: 99%
“…The other drawback is that the effective output resistance depends on the values of N c and N f , thus affecting the dynamic performance of the DAC. In 2006, to overcome the problems caused by the fine ladder, C. C. Chen and Y. Perelman [5][6][7] respectively proposed two similar circuit architectures: the ''Folded multi-LSB decided resistor string DAC'' and the ''Inverted ladder DAC''. However, very few previous studies have conducted a detailed discussion of the non-linear specifications of differential nonlinearity (DNL) and integral nonlinearity (INL).…”
Section: Introductionmentioning
confidence: 99%
“…2 Folded multi-LSB decided resistor string DAC Figure 1 schematically depicts the architecture of our previously presented ''Folded multi-LSB decided resistor string DAC'' [5,6]. It consists of an L -2 L decoder, a main-resistor string, a top sub-resistor string, a bottom subresistor string, and an analog multiplexer, where L is the number of bits of LSB decided.…”
Section: Introductionmentioning
confidence: 99%