A 10b 3MSample/s CMOS cyclic ADC

Kitagawa, Akihiro; Kokubo, Masaru; Tsukada, T.; Matsuura, Tatsuji; Hotta, Masao; Maio, K.; Yamamoto, Eiji; Imaizumi, E.

doi:10.1109/isscc.1995.535556

Cited by 7 publications

(2 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The Cyclic ADC conversion stage contains a 1 bit sub-ADC, a 1 bit digital-to-analog converter (DAC), an analog subtractor, and a gain amplifier [2]. This conversion stage resolves one bit and feedbacks the residual signal to the input node of Copyright c 2013 The Institute of Electronics, Information and Communication Engineers conversion stage again for next conversion step.…”

Section: β-Expasion Based Cyclic Adc Architecturementioning

confidence: 99%

“…amplifier/comparator offset). As proposed in [2], cyclic ADC has one redundant bit at backend sub-ADC, so that the influence of offset error of amplifier and comparator can be cancelled by digital correction technique with the redundant bit. Pipeline ADC with 1.5 bit/stage architecture has been reported in [3], and the error correction using the redundant bit at each pipelined stage becomes the most popular technique for pipeline ADCs.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Robust Cyclic ADC Architecture Based on <i>β</i>-Expansion

Suzuki

Maruyama

San

et al. 2013

IEICE Trans. Electron.

View full text Add to dashboard Cite

In this paper, a robust cyclic ADC architecture with βencoder is proposed and circuit scheme using switched-capacitor (SC) circuit is introduced. Different from the conventional binary ADC, the redundancy of proposed cyclic ADC outputs β-expansion code and has an advantage of error correction. This feature makes ADC robust against the offset of comparator capacitor mismatch and finite DC gain of amplifier in multiplying-DAC (MDAC). Because the power penalty of high-gain wideband amplifier and the required accuracy of circuit elements for high resolution ADC can be relaxed, the proposed architecture is suitable for deep submicron CMOS technologies beyond 90 nm. We also propose a β-value estimation algorithm to realize high accuracy ADC based on β-expansion. The simulation results show the effectiveness of proposed architecture and robustness of β-encoder.

show abstract

Section: β-Expasion Based Cyclic Adc Architecturementioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%