A 12-bit 1.74-mW 20-MS/s DAC with resistor-string and current-steering hybrid architecture

Ma, Bill; Huang, Qinjin; Yu, Fengqi

doi:10.1109/socc.2015.7406897

Cited by 10 publications

(20 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Current-steering DAC (CS-DAC) operates at high speed, but consumes large power. To tradeoff among power consumption, resolution, and speed, the resistor-string and current-steering hybrid digital-to-analog converter (R-I DAC) was proposed in [4].…”

Section: Introductionmentioning

confidence: 99%

“…The measurement results of R-I DAC in [4] are 9-bit precision, 1.74 mW power consumption, and 20 MSps speed [4]. Although R-I DAC has many merits, its lowest output voltage can only reach 0.4 V. As 0.4 V accounts for a third of 1.2 V supply voltage, the available signal swing is too small, making R-I DAC not practical [4,5,6]. So it is necessary to increase the output swing of R-I DAC for low-voltage and low-power applications.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A 10-bit 0.41-mW 3-MSps R-I DAC with full-swing output voltage

Huang

2018

IEICE Electron. Express

Self Cite

View full text Add to dashboard Cite

For medical implantable devices, power consumption is the most important design consideration. This is because only medium data rate and medium resolution are required in such applications. In addition, rail-to-rail output swing is desired if power supply voltage is near 1 V. In order to achieve low power consumption with medium data rate and resolution, this paper proposes a low-power resistor-string and current-steering hybrid digital-to-analog converter (R-I DAC) with a full-swing output signal. It adopts a current-direction control which makes the output current of the current-steering block flow bi-directionally through the feedback resistor. The proposed structure can achieve full-swing output. It consumes half of the total current of the conventional single-ended current-steering DAC for the same output swing. A 10-bit full-swing R-I DAC prototype is implemented by 180-nm CMOS technology. The measured effective number of bits (ENOB) is 8.9 bits. The settling time of pulse response is 300 ns which corresponds to 3.3 MHz sampling frequency. Chip area is 0.22 mm 2 . For 1.25 V single power supply, the output swing is 1.024 V. The power consumption is 0.41 mW for a full-swing sinusoidal input of 40.82 kHz at a 3.125 MS/s sampling clock.

show abstract

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A 10-bit 0.41-mW 3-MSps R-I DAC with full-swing output voltage

Huang

2018

IEICE Electron. Express

Self Cite

View full text Add to dashboard Cite

show abstract

“…A hybrid DAC consisting of a k-bit resistor string and an m-bit current-steering array (R-I DAC) was first proposed in the IEEE international system-on-chip conference (SOCC) 2015 [14]. The R-I DAC is a kind of segmented DAC, using a resistor string as the LSBs part for low-power consumption, and using a current-steering array as the MSBs part for high speed.…”

Section: Introductionmentioning

confidence: 99%

“…In contrast, the static nonlinearity of the R-I DAC is a nonlinear combination of mismatches of the resistor-array segment and the current-array segment. As a result, the nonlinearity performance of the R-I DAC is worse than expected if the matching precision is designed with the conventional segment method [14]. As a practical example, although the accuracy is designed for 1-LSB DNL/INL based on a conventional segment design experience, the measured DNL/INL in Reference [14] is 6.38/7.55 LSB.…”

Section: Introductionmentioning

confidence: 99%

“…As a result, the nonlinearity performance of the R-I DAC is worse than expected if the matching precision is designed with the conventional segment method [14]. As a practical example, although the accuracy is designed for 1-LSB DNL/INL based on a conventional segment design experience, the measured DNL/INL in Reference [14] is 6.38/7.55 LSB. To solve this problem of worse DNL/INL, this article explores the numerical relationship between nonlinearity and matching precision and segmentation for the R-I DAC, and gives equations to guide parameter design.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Prediction of the Nonlinearity by Segmentation and Matching Precision of a Hybrid R-I Digital-to-Analog Converter

Huang

2018

Electronics

Self Cite

View full text Add to dashboard Cite

The data converters' nonlinearity, which is mainly caused by random mismatch, reflects the performance deviation between the actual realization and an ideal situation. The interpretation of the numerical relationship between the nonlinearity and matching precision for a hybrid digital-to-analog converter (DAC) consisting of a k-bit resistor-string and an m-bit current-steering array (R-I DAC) is a challenging task. In this article, we propose a method to predict the nonlinearity by the segmentation and matching-precision of an R-I DAC. First, we propose a mathematical model that focuses on the output and mismatches of an R-I DAC. The model shows that nonlinearity gets worse when the segmentation ratio (k/m) increases. Second, we derive theoretical expressions for the static nonlinearity and matching precision. It is shown that the resolution number of resistor (k) has more influence on nonlinearity than the resolution number of current steering (m). Designers can quickly determine the segmentation strategy and matching precision from the derived equations. Finally, we achieve a nonlinearity that is smaller than half the least significant bit (LSB) when the matching resolution in the bits of the resistors and current sources are k + 4 and m + 2k + 2, respectively. For the verification of the study proposed, three test groups of prototypes with different matching precisions are fabricated and measured. The measured static and dynamic performance of the designed DACs support our proposal expressions.

show abstract

A high output swing current-steering DAC using voltage controlled current source

Huang

2017

Microelectronics Journal

View full text Add to dashboard Cite

A 12-bit 1.74-mW 20-MS/s DAC with resistor-string and current-steering hybrid architecture

Cited by 10 publications

References 20 publications

A 10-bit 0.41-mW 3-MSps R-I DAC with full-swing output voltage

A 10-bit 0.41-mW 3-MSps R-I DAC with full-swing output voltage

Prediction of the Nonlinearity by Segmentation and Matching Precision of a Hybrid R-I Digital-to-Analog Converter

A high output swing current-steering DAC using voltage controlled current source

Contact Info

Product

Resources

About