2012 IEEE International Symposium on Circuits and Systems 2012
DOI: 10.1109/iscas.2012.6271940
|View full text |Cite
|
Sign up to set email alerts
|

A 12-bit 7 µW/channel 1 kHz/channel incremental ADC for biosensor interface circuits

Abstract: A two-channel micro-power incremental ADC, designed for biosensor interface circuits, is reported. It uses a noise-coupled multi-bit delta-sigma loop, integrated with a novel digital decimation filter operating in near-threshold. It was realized in the IBM 90 nm CMOS technology. The fabricated 90nm CMOS prototype device, for a 1 V pp differential input range, experimentally shows a 74dB SNDR up to 2 kHz (1 kHz/channel) signal bandwidth. The total measured power consumption of the modulator is 13.5 µW.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
9
0

Year Published

2013
2013
2016
2016

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 20 publications
(10 citation statements)
references
References 6 publications
0
9
0
Order By: Relevance
“…The input signal must be held constant during both conversion steps. Recent sensor applications require a signal bandwidth up to several kHz, for example, in bio-potential acquisition systems [4], [5], [8], [9], [33]. Thus, even though the zoom ADC can measure a DC signal with ex- traordinary energy efficiency, an energy-efficient high-accuracy ADC is still required to convert wide-band signals.…”
Section: The Proposed Two-step Incremental Adcmentioning
confidence: 99%
See 2 more Smart Citations
“…The input signal must be held constant during both conversion steps. Recent sensor applications require a signal bandwidth up to several kHz, for example, in bio-potential acquisition systems [4], [5], [8], [9], [33]. Thus, even though the zoom ADC can measure a DC signal with ex- traordinary energy efficiency, an energy-efficient high-accuracy ADC is still required to convert wide-band signals.…”
Section: The Proposed Two-step Incremental Adcmentioning
confidence: 99%
“…In addition, often the integrated ADC must be multiplexed among many channels. In applications requiring hundreds of channels, such as image sensor [10], [11] or bio-potential acquisition [4], [5], [8], [9], the integrated ADCs must be highly efficient in terms of power and chip area SoC.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…The feature of one-to-one mapping between input and output, providing precise high-resolution conversion with low offset and gain errors makes them suitable for the requirement of instrument and measurement (I&M) applications [8][9][10]. A 16 bit third-order cascaded-integrator feed-forward (CIFF) IΣΔ ADC is employed to digitized analog signal in this AFE IC.…”
Section: Implementation Of Incremental σδ Adcmentioning
confidence: 99%
“…However, it has a complex architecture and needs too many clock cycles for a high-resolution ADC. The multi-bit incremental ADC alleviates the speed problem of the single-bit incremental ADC [14], [15]. As the resolution of the quantizer is increased by 1-bit, the number of samplings, which is represented as an incremental steps , is reduced by half, so the operating speed is increased.…”
mentioning
confidence: 99%