2004
DOI: 10.1109/tcsii.2004.827555
|View full text |Cite
|
Sign up to set email alerts
|

A 2.5-V 10-b 120-MSample/s CMOS pipelined ADC based on merged-capacitor switching

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2009
2009
2018
2018

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 27 publications
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…The amplifier in each comparator attenuates the offset voltage influence and kickback noise from latches. The CFCS technique is used to reduce the capacitors mismatch requirement in the MDAC [10] . Figure 5 also shows the detailed timing diagrams of the front-end stage.…”
Section: Analog Digital Convertermentioning
confidence: 99%
“…The amplifier in each comparator attenuates the offset voltage influence and kickback noise from latches. The CFCS technique is used to reduce the capacitors mismatch requirement in the MDAC [10] . Figure 5 also shows the detailed timing diagrams of the front-end stage.…”
Section: Analog Digital Convertermentioning
confidence: 99%