A 2-Gb/s Intrapanel Interface for TFT-LCD With a VSYNC-Embedded Subpixel Clock and a Cascaded Deskew and Multiphase DLL

Abstract

A 2-Gb/s point-to-point intrapanel interface for thinfilm-transistor liquid crystal display (TFT-LCD) is proposed by using only clock and data lines. Extra control lines are eliminated by sending the VSYNC code through the clock line at the start of the VBLANK time period and by sending the control commands through the data line at the end of the VBLANK time period. To reduce electromagnetic interference, the slew rate of the clock driver is reduced, and the frequency of clock signals is set to the subpixel (R/G/B) frequency (1/10 of the data rate). The clock line is cascaded between two adjacent receiver (RX) chips for a point-to-point interface. To generate an internal clock synchronized (deskewed) to the subpixel (R/G/B) boundary of incoming data at each RX, a single all-digital delay-locked loop (DLL) circuit is proposed to perform the combined operation of a DLL and a phase interpolator. This deskew operation is performed during the VBLANK period with periodic preamble data input ('1111100000'). At the RX, a multiphase DLL follows the deskewDLL to generate 20-phase clocks for data sampling. 2-Gb/s data are transmitted through a series connection of a 100-cm-long flat flexible cable and a 50-cm-long FR4 microstrip line with a bit error rate less than 1e-12. The image test was successfully performed with a 42-in full-high definition 120-Hz LCD panel at 1.5 Gbps. The area and power consumption of RX chip is 0.35 mm 2 and 52.4 mW at 2 Gbps with a 0.18-µm complementary metal-oxidesemiconductor process and a 1.8-V supply. Index Terms-Clock-Aligned-to-Data Intrapanel (CADI), deskew, DLL, intrapanel interface, point-to-point, thin-filmtransistor LCD, VSYNC.

Digital delay locked loop‐based frequency synthesiser for Digital Video Broadcasting‐Terrestrial receivers

“…Delay locked loops (DLLs) and phased locked loops (PLLs) are widely used in clock synchronisation circuits [1, 2], frequency synthesisers [3, 4], digital transceivers [5], DRAMs [6], SRAMs [7] and clock and data recovery circuits [8]. DLLs offer better jitter performance than PLLs [9, 10].…”

A new fast‐lock, low‐jitter, and all‐digital frequency synthesizer for DVB‐T receivers

“…Delay‐locked loops (DLLs) and phased‐locked loops (PLLs) are widely used in clock synchronization circuits , frequency synthesizers , digital transceivers , Dynamic Random‐Access Memory (DRAMs) , Static Random‐Access Memory (SRAMs) , and clock and data recovery circuits . DLLs offer better jitter performance than PLLs .…”