A 200 MHz 1.2 W 1.4 GFLOPS microprocessor with graphic operation unit

Nishii, O.; Arakawa, Fumio; Ishibashi, K.; Nakano, Satoshi; Shimura, T.; Suzuki, Kei; Tachibana, Masayoshi; Totsuka, Y.; Tsunoda, Toshiyasu; Uchiyama, Kunio; Yamada, Takeshi; Hattori, Toshihiro; Maejima, Hiroshi; Nakagawa, N.; Narita, Susumu; Seki, M.; Shimazaki, Yasuhisa; Takasuga, T.; Hasegawa, Atsushi

doi:10.1109/isscc.1998.672469

Cited by 8 publications

(3 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Previously, we used different cores, SH3-DSP cores [2,3] for the application processors of cellular phones and SH-4 cores [4][5][6] for system LSIs of car navigation systems. However, design and verification costs increase with the integrated logic scale.…”

Section: Unification Of Processor Corementioning

confidence: 99%

Development of processor cores for digital consumer appliances

Arakawa

Yamada

Okada

et al. 2006

Systems & Computers in Japan

View full text Add to dashboard Cite

SUMMARYEmbedded processors are increasingly being used in digital consumer appliances such as cellular phones, digital still/video cameras, and car navigation systems. They must therefore deliver high performance within a reasonable area and power consumption level, and be flexible to meet a wide range of requirements for various applications. In this paper, we introduce our latest processor core SH-X developed under the above background. The low-power version of the SH-X core achieves 360 MIPS with a power of 80 mW resulting in the high power-performance ratio of 4500 MIPS/W. The standard version achieves 720 MIPS with a power of 250 mW, 2.8 GFLOPS, and 36M polygons/s graphics performance. The leak currents in the resume standby and U-standby modes are 100 and 10 µA, respectively. The resume standby mode can return the status before the standby in only 3 ms, while the U-standby mode requires reset sequence to restart.

show abstract

Section: Unification Of Processor Corementioning

confidence: 99%

Development of processor cores for digital consumer appliances

Arakawa

Yamada

Okada

et al. 2006

Systems & Computers in Japan

View full text Add to dashboard Cite

show abstract

“…Due to a lack of automated tools, designers incorporated application-specific functionality in CPUs by adding specialized coprocessors. 6,7 This approach produces communication overhead between the CPU and the coprocessor, making system design more arduous.…”

Section: Processor Developmentmentioning

confidence: 99%

Xtensa: a configurable and extensible processor

Gonzalez¹

2000

IEEE Micro

337

175

View full text Add to dashboard Cite

show abstract

“…Some DSP and media processors satisfy this by means of eight-way VLIW architectures. [2][3][4][5][6] However, for embedded processors, less code, low power, and small dies are mandatory. To satisfy these requirements, we developed an embedded processor using a four-way VLIW architecture.…”

Section: An Embedded Vliw Processormentioning

confidence: 99%