A 24 GHz Highly Linear Up-Conversion Mixer in CMOS 0.13 &lt;formula formulatype="inline"&gt;&lt;tex Notation="TeX"&gt;$\mu{\rm m}$&lt;/tex&gt;&lt;/formula&gt; Technology

Won, You-Sun; Kim, Chung-Hwan; Lee, Sang‐Gug

doi:10.1109/lmwc.2015.2421293

Cited by 36 publications

(5 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In [18], a 60 GHz mixer with direct up-conversion architecture achieved a gain of 4.5 dB; however, it had poor linearity and power dissipation of 15.1 mW. Various other up-conversion 24 GHz CMOS mixers are described in [19,20] and showed a degraded linearity performance.…”

Section: Related Literature Surveymentioning

confidence: 99%

Design and Analysis of a Novel 24 GHz Up-Conversion Mixer with Improved Derivative Super-Position Linearizer Technique for 5G Applications

Siddique

Delwar

Behera

et al. 2021

Sensors

View full text Add to dashboard Cite

A 24 GHz high linear, high-gain up-conversion mixer is realized for fifth-generation (5G) applications in the 65 nm CMOS process. The mixer’s linearity is increased by applying an Improved Derivative Super-Position (I-DS) technique cascaded between the mixer’s transconductance and switching stage. The high gain and stability of amplifiers in the transconductance stage of the mixer are achieved using novel tunable capacitive cross-coupled common source (TCC-CS) transistors. Using the I-DS, the third-order non-linear coefficient of current is closed to zero, enhancing the linearity. Additionally, a TCC-CS, which is realized by varactors, neutralizes the gate-to-drain parasitic capacitance (Cgd) of transistors in the transconductance stage of the mixer and contributes to the improvement of the gain and stability of the mixer. The measured 1 dB compression point OP1dB of the designed mixer is 4.1 dBm and IP1dB is 0.67 dBm at 24 GHz. The conversion gain of 4.1 dB at 24 GHz and 3.2 ± 0.9 dB, from 20 to 30 GHz is achieved in the designed mixer. Furthermore, a noise figure of 3.8 dB is noted at 24 GHz. The power consumption of the mixer is 4.9 mW at 1.2 V, while the chip area of the designed mixer is 0.4 mm2.

show abstract

Section: Related Literature Surveymentioning

confidence: 99%

Design and Analysis of a Novel 24 GHz Up-Conversion Mixer with Improved Derivative Super-Position Linearizer Technique for 5G Applications

Siddique

Delwar

Behera

et al. 2021

Sensors

View full text Add to dashboard Cite

show abstract

“…Linearity enhancement techniques with a dual-gate mixer, an adaptive biasing circuit, inductive degeneration, and LO boosting linearization have been reported for a higher 1-dB compression point (P1dB) [12][13][14][15]; however, these techniques are limited by an output P1dB (OP1dB) of less than 0 dBm and hence limited by the third-order intercept point (IP3). To enhance IP3 performance of the up-conversion mixer, second-order intermodulation (IM2) injection and single stack transistor are used [16,17].…”

Section: Introductionmentioning

confidence: 99%

A 28 GHz Highly Linear Up-Conversion Mixer for 5G Cellular Communications

Byeon

2024

Technologies

View full text Add to dashboard Cite

In this paper, we present a highly linear direct in-phase/quadrature (I/Q) up-conversion mixer for 5G millimeter-wave applications. To enhance the linearity of the mixer, we propose a complementary derivative superposition technique with pre-distortion. The proposed up-conversion mixer consists of a quadrature generator, LO buffer amplifiers, and an I/Q up-conversion mixer core and achieves an output third-order intercept point of 15.7 dBm and an output 1 dB compression point of 2 dBm at 27.6 GHz, while it consumes 15 mW at a supply voltage of 1 V. The conversion gain is 11.4 dB and the LO leakage and image rejection ratio are −56 dBc and 61 dB, respectively, in the measurement. The proposed I/Q up-conversion mixer is suitable for 5G cellular communication systems.

show abstract

“…The intermediate frequency (IF) often adopts the direct frequency conversion to interconnect with the baseband signal generator. [13][14][15][16] However, the direct conversion architecture may have DC offset problem. Higher sideband injection 17,18 and high IF are not commonly selected in mixer design since extra circuits are needed to convert them into baseband.…”

Section: Introductionmentioning

confidence: 99%

“…Besides, the conversion loss of subharmonic mixers is usually higher than fundamental ones. The intermediate frequency (IF) often adopts the direct frequency conversion to interconnect with the baseband signal generator 13–16 . However, the direct conversion architecture may have DC offset problem.…”

Section: Introductionmentioning

confidence: 99%

A 24.25–30 GHz radio frequency up‐down converter with harmonic distortions rejection for 5G millimeter wave radio channel emulator applications

Zheng

Hou

Wang

et al. 2023

Micro & Optical Tech Letters

View full text Add to dashboard Cite

In this paper, a 24.25–30 GHz fully integrated radio frequency (RF) up‐down converter with harmonic distortions rejection for 5G millimeter wave radio channel emulator applications is proposed and implemented in a 0.1‐μm GaAs pseudomorphic high‐electron‐mobility transistor technology. The RF up‐down converter integrates a frequency doubling amplifier chain local oscillator, a harmonic suppression mixer, and three frequency selective filters for unwanted harmonics suppression. To prevent the unwanted harmonics from leaking into the RF band, a higher sideband and high‐intermediate frequency mixer core with harmonic suppression filters is proposed. With this method, the unwanted harmonics are well suppressed. To effectively reduce the chip area, a miniaturized Marchand Balun based on a folded structure is proposed. The measured results demonstrate good in‐band spectral purity with more than 70 dB suppression of unwanted harmonics. Benefit from the high‐side injection mixing scheme and harmonics suppression method, the presented up‐down converter achieves a dynamic power range of −100 to −5 dBm with a conversion loss of 10 dB. The implemented RF up‐down converter occupies only 0.9 × 2.7 mm2 in size, with a power consumption of 400 mW under 4‐V supply.

show abstract

A 24 GHz Highly Linear Up-Conversion Mixer in CMOS 0.13 <formula formulatype="inline"><tex Notation="TeX">$\mu{\rm m}$</tex></formula> Technology

Cited by 36 publications

References 5 publications

Design and Analysis of a Novel 24 GHz Up-Conversion Mixer with Improved Derivative Super-Position Linearizer Technique for 5G Applications

Design and Analysis of a Novel 24 GHz Up-Conversion Mixer with Improved Derivative Super-Position Linearizer Technique for 5G Applications

A 28 GHz Highly Linear Up-Conversion Mixer for 5G Cellular Communications

A 24.25–30 GHz radio frequency up‐down converter with harmonic distortions rejection for 5G millimeter wave radio channel emulator applications

Contact Info

Product

Resources

About