Digest of Papers. COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference 1988
DOI: 10.1109/cmpcon.1988.4823
|View full text |Cite
|
Sign up to set email alerts
|

A 32-bit microprocessor based on the TRON architecture: Design of the GMicro/100

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

1989
1989
1993
1993

Publication Types

Select...
3
3

Relationship

1
5

Authors

Journals

citations
Cited by 8 publications
(2 citation statements)
references
References 4 publications
0
2
0
Order By: Relevance
“…The target machine of the pilot system is the PC9340 [9] workstation. It contains a G M I C R O /~~~ [17] based on the TRON VLSI CPU specification [13], 16M bytes of main memory, lOOM bytes hard disk, and an Ethernet board. Its kernel is based on the ITRON2 specification [14].…”
Section: Pilot Systemmentioning
confidence: 99%
“…The target machine of the pilot system is the PC9340 [9] workstation. It contains a G M I C R O /~~~ [17] based on the TRON VLSI CPU specification [13], 16M bytes of main memory, lOOM bytes hard disk, and an Ethernet board. Its kernel is based on the ITRON2 specification [14].…”
Section: Pilot Systemmentioning
confidence: 99%
“…The GMI-CR0/100 is designed as a small personal workstation CPU, an embedded system controller, and a core processor of application specific chips (ASIC's). It has 5-stage instruction pipeline scheme with a branch prediction mechanism and a branch target cache, and achieves two clock cycle execution of simple instructions, such as move, arithmetic and branch instructions [3], [4]. The G M I C R O /~~~ has high-level instructions such as those of bit-map manipulation.…”
Section: Introductionmentioning
confidence: 99%