1991
DOI: 10.1109/20.133751
|View full text |Cite
|
Sign up to set email alerts
|

A 4-kbit Josephson nondestructive read-out RAM operated at 580 psec and 6.7 mW

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
11
0

Year Published

1991
1991
2016
2016

Publication Types

Select...
4
4

Relationship

0
8

Authors

Journals

citations
Cited by 40 publications
(11 citation statements)
references
References 12 publications
0
11
0
Order By: Relevance
“…These circuits have been demonstrated by Hitachi (16), NEC (13), and Fujitsu (7,11,12). E l m c a l Laboratory (ETL) has fibricated a prototype four-bit Josephson computer and confirmed its functional operation (1 7).…”
Section: High-speed Circuitsmentioning
confidence: 84%
See 1 more Smart Citation
“…These circuits have been demonstrated by Hitachi (16), NEC (13), and Fujitsu (7,11,12). E l m c a l Laboratory (ETL) has fibricated a prototype four-bit Josephson computer and confirmed its functional operation (1 7).…”
Section: High-speed Circuitsmentioning
confidence: 84%
“…A Josephson microprocessor that used MVTL technolw was semiconductor cache memory, and these circuits are not yet M y functional (12,13).…”
Section: High-speed Circuitsmentioning
confidence: 99%
“…Moreover, since our proposed memory cell design seems to be much less complicated and lower size than, for example, today's state-of-the-art design [6] where Read and Write operations are implemented on separate circuits, peripheral circuits such as sense and current driver circuits could be also less complex and consequently lower size and perhaps requiring lower operational energy. We would also like to note that scaling memory cell to large arrays requires consideration of all the peripheral circuits (including decoders, drivers, sense circuits, and others [6,[21][22][23]). Consequently, since basic current and pulse driving and pulse sensing requirement of the proposed memory cell are rather common to other memory cell designs (where scaling to 64 k-bit RAM memory arrays was demonstrated [6]) we believe that scaling to large memory arrays is likely.…”
Section: Memory Performance Evaluationmentioning
confidence: 99%
“…Consequently, since basic current and pulse driving and pulse sensing requirement of the proposed memory cell are rather common to other memory cell designs (where scaling to 64 k-bit RAM memory arrays was demonstrated [6]) we believe that scaling to large memory arrays is likely. Moreover, proposed memory cell design and input/output requirements are simpler and lower size than other memory cell circuits (see, for example memory cell circuit in the references [6,22]). …”
Section: Memory Performance Evaluationmentioning
confidence: 99%
“…Following these advancements, many JJ devices were built and tested: RAM, shift registers, arithmetic logic units, and entire processors both in latching and RSFQ [5]- [19] logic. For a more thorough treatment of the above discussion, refer to Likharev and Semenov [20].…”
Section: Introductionmentioning
confidence: 99%