2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology 2012
DOI: 10.1109/icsict.2012.6467711
|View full text |Cite
|
Sign up to set email alerts
|

A 40-Gb/s low-power wireline transceiver architecture with multi-phase injection-locked clocking scheme

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 10 publications
0
0
0
Order By: Relevance