2021
DOI: 10.1109/jssc.2020.3044896
|View full text |Cite
|
Sign up to set email alerts
|

A 440-μW, 109.8-dB DR, 106.5-dB SNDR Discrete-Time Zoom ADC With a 20-kHz BW

Abstract: This article describes a discrete-time zoom analogto-digital converter (ADC) intended for audio applications. It uses a coarse 5-bit SAR ADC in tandem with a fine third-order delta-sigma modulator (M) to efficiently obtain a high dynamic range. To minimize its over-sampling ratio (OSR) and, thus, its digital power consumption, the modulator employs a 2-bit quantizer and a loop filter notch. In addition, an extra feed-forward path minimizes the leakage of the SAR ADC's quantization noise into the audio band. Th… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
9
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
3
2
2

Relationship

1
6

Authors

Journals

citations
Cited by 36 publications
(9 citation statements)
references
References 21 publications
0
9
0
Order By: Relevance
“…One architecture adopts a multi-bit quantizer and input feedforward path [7]. Another is the 0-L multistage noise shaping structure, for which the first stage uses a multi-bit Nyquist ADC and the second stage uses L-order DSM [8]. On the circuit level, using switched capacitors or dynamic amplifier to implement integrators can effectively reduce power consumption [9,10].…”
Section: Introductionmentioning
confidence: 99%
“…One architecture adopts a multi-bit quantizer and input feedforward path [7]. Another is the 0-L multistage noise shaping structure, for which the first stage uses a multi-bit Nyquist ADC and the second stage uses L-order DSM [8]. On the circuit level, using switched capacitors or dynamic amplifier to implement integrators can effectively reduce power consumption [9,10].…”
Section: Introductionmentioning
confidence: 99%
“…The SAR output (k) updates the references of ∆Σ DAC with 1 LSB of over-ranging such that VREF-= (k-1).VLSB < VIN < (k+2).VLSB = VREF+, where VLSB is the quantization step-size of the fine ∆Σ DAC. As in [1], the resulting 3 LSB range can then be well matched to the steps of the 2-bit ∆ΣM.…”
Section: Proposed Ct Zoom Adcmentioning
confidence: 87%
“…Although these interferer signals can be easily removed by using a low pass filter at the input, a sharp cut-off filter is undesirable in a CT ∆ΣM that should benefit from relaxed anti-aliasing filter requirements. For improved robustness to OOB interferers, this work uses a 4-bit SAR ADC as a coarse quantizer rather than the 5-bit SAR of previous designs [1,2,3], thereby relaxing the antioverloading filter requirements. However, this introduces more quantization noise and fuzz in the zoom ADC's output spectrum.…”
Section: Proposed Ct Zoom Adcmentioning
confidence: 99%
See 2 more Smart Citations