A 5‐Gbps USB3.0 transmitter and receiver linear equalizer

Abstract

SummaryA USB3.0 compatible transmitter and the linear equalizer of the corresponding receiver are presented in this paper. The architecture and circuit design techniques used to meet the strict requirements of the overall link design are explored. Output voltage amplitude and de‐emphasis levels are programmable, whereas the output impedance is calibrated to 50Ω. A programmable receiver equalizer is also presented with its main purpose being to compensate for the channel losses; this is employed together with a DC offset compensation scheme. The 6.25‐GHz equalizer provides a 10 dB overall gain equalization and 5.5‐dB peaking at the maximum gain setting. Designed using a mature and well established 65 nm complementary metal oxide semiconductor process, the layout area is 400 µm × 210 µm for the transmitter core, and 140 µm × 70 µm for the equalizer core. The power consumption is 55 and 4 mW, respectively, from a 1.2 V supply at a data rate of 5 Gbps. The target application for such high‐speed blocks is to implement the critical part of the physical layer that defines the signaling technology of SuperSpeed USB3 PHY. However, identical iterations of the circuitry discussed can be used for similar high‐speed applications like the PCI express (PCIe). Copyright © 2014 John Wiley & Sons, Ltd.

Design and Implementation of USB3.0 Data Transmission System based on FPGA

“…In this module, DDR3 external high-speed memory is designed to cache large amounts of data to avoid data loss in the FIFO and cause data loss [9]. DDR3 can greatly improve system performance and signal integrity while reducing system power consumption [10].…”

Design and implementation of elastic buffer for Universal Serial Bus 3.0

“…As a new interface technology, Universal Serial Bus 3.0 (USB3.0) has been used in the PC field for recent years [3], which was released by Intel, Microsoft, NEC and other companies in November, 2008 [4]. Based on the USB2.0, it adds a new SuperSpeed transfer channel, which promotes the data rate ten times higher than before to 5 Gbps [5]. However, it still belongs to the transport protocol of high speed, serial and source synchronous transmission, relative to USB2.0, which transmitting serial data in the sender in the form of differential signal and deriving serial data and clock by the Clock Data Recovery (CDR) circuit in the receiver.…”

Multi-data rate receiver for high-speed serial interfaces

“…Also, high power consumption is shown in [83] and [89]. The topology in [82] presents a good performance in terms of power dissipation, but the proposed solution offers higher gain peaking at Nyquist rate and thus is capable of compensating higher channel losses. The implementations in [83], [86], [87], are high rate solutions but they are not so efficient in terms of power and area .…”

“…Usually, adaptation of a CTLE transfer function is realized by using programmable degenerating capacitor and resistor values [82]. As a result, a large number of passive devices are normally required in order to realize a transfer function with a wide range of adjustment.…”