2017
DOI: 10.1109/tcsi.2017.2661481
|View full text |Cite
|
Sign up to set email alerts
|

A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
21
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
9
1

Relationship

0
10

Authors

Journals

citations
Cited by 55 publications
(21 citation statements)
references
References 16 publications
0
21
0
Order By: Relevance
“…The throughput of a PWB is around 5 GS/s. The DACs [33] and ADCs [34] both operate at 5 GS/s and support to 7-bits. The GDDR6 SDRAM operates at 16 G with a 256-bit bus size [35].…”
Section: V2 Deap Performancementioning
confidence: 99%
“…The throughput of a PWB is around 5 GS/s. The DACs [33] and ADCs [34] both operate at 5 GS/s and support to 7-bits. The GDDR6 SDRAM operates at 16 G with a 256-bit bus size [35].…”
Section: V2 Deap Performancementioning
confidence: 99%
“…In TIADC systems, channel mismatches seriously degrade the signalto-noise and distortion ratio (SNDR) and spurious-free dynamic range (SFDR) [18,19,20,21,22,23,24,25,26,27,28,29]. In published literature, studies of TIADC are based on the effects of channel mismatches on the spectrum or dynamic performance such as SNDR and SFDR [14,16,17,18,19,20,21,22,23,24,25,26,27,29,30,31,32]. Under the condition of large bandwidth, it is impossible to eliminate channel mismatches completely.…”
Section: Introductionmentioning
confidence: 99%
“…In recent years, with the improvement of CMOS technology, successive approximation register (SAR) analog-todigital converters ADCs have been able to achieve sampling rates of several hundreds of MS/s with high power efficiency and small area [1,2,3,4,5,6,7,8,9,10]. Meanwhile, 8 to 12-bit SAR ADCs could reach sampling rates of hundreds or thousands MS/s and provide compact area and outstanding power efficiency [11,12,13,14,15,16,17,18,19,20,21,22].…”
Section: Introductionmentioning
confidence: 99%