2011
DOI: 10.5573/jsts.2011.11.2.073
|View full text |Cite
|
Sign up to set email alerts
|

A 500 MHz-to-1.2 GHz Reset Free Delay Locked Loop for Memory Controller with Hysteresis Coarse Lock Detector

Abstract: Abstract-This paper describes a reset-free delaylocked loop (DLL) for a memory controller application, with the aid of a hysteresis coarse lock detector. The coarse lock loop in the proposed DLL adjusts the delay between input and output clock within the pull-in range of the main loop phase detector. In addition, it monitors the main loop's lock status by dividing the input clock and counting its multiphase edges. Moreover, by using hysteresis, it controls the coarse lock range, thus reduces jitter. The propos… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2011
2011
2012
2012

Publication Types

Select...
3

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 4 publications
0
3
0
Order By: Relevance
“…The unwanted unlocking problem is eliminated by introducing hysteresis in the coarse locking operation as shown in figs. 3 and 4 [4]. The vertical axis representing the delay is divided into 3 regions: a narrow lock region, a wide lock region and an unlock region.…”
Section: High Speed Dll With Low Supply Susceptibilitymentioning
confidence: 99%
“…The unwanted unlocking problem is eliminated by introducing hysteresis in the coarse locking operation as shown in figs. 3 and 4 [4]. The vertical axis representing the delay is divided into 3 regions: a narrow lock region, a wide lock region and an unlock region.…”
Section: High Speed Dll With Low Supply Susceptibilitymentioning
confidence: 99%
“…The HCLD generates a clock whose frequency is half the input's and counts edges in its every evaluation phase (Chi et al, 2011), thus it can avoid harmonic lock and stuck problems without requiring any external reset. The conventional CLD has shortcomings in speed and area.…”
Section: Fig 1: Block Diagram Of Dllmentioning
confidence: 99%
“…It is preferred not to use a vernier delay line for reducing the mismatch of the delay buffer, but buffer delay is limited by process [1]. However vernier delay line is the only way to overcome the buffer delay limitation, so the vernier delay line method is adapted in this design to consider that PLL is widely used not only in state-of-the-art process but in many general processes [6].…”
Section: Introductionmentioning
confidence: 99%