A 6-bit bias-less pipelined ADC with open-loop amplifiers

Shen, Ding-Lan; Tsai, Yi-Ming

doi:10.1109/ecctd.2011.6043820

2011 20th European Conference on Circuit Theory and Design (ECCTD) 2011

DOI: 10.1109/ecctd.2011.6043820

|View full text |Cite

A 6-bit bias-less pipelined ADC with open-loop amplifiers

Ding-Lan Shen

Yi-Ming Tsai

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2013

Publication Types

Select...

Other2

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

An inverter-based 6-bit pipelined ADC with low power consumption

2013

View full text Add to dashboard Cite

A 6-bit pipelined analog-to-digital converter (ADC) with low power consumption has been designed. Inverter-based comparators have been used. To provide 6 bits output code 2 stages of pipeline with resolution of 3 bits have been used. In each stage digital-to-analog converter (DAC) and amplifier were implemented without operational amplifiers (Op-amps). Cascode current mirrors with weighted currents have been used to enhance sampling rate. Thus, the results of computer simulation show that ADC achieves 200 Ms/s sampling rate and 1.87 mW power consumption (at ±0,9 V supply voltage). Reported DNL and INL are 0.67 LSB and 1.05 LSB respectively, SNDR and SFDR are 29.7 dB and 33.5 dB respectively, ENOB is 4.64 bit. Inverter-based comparators with reduced influence of manufacturing process and temperature variations were designed. Test chip for 2 bit stage of pipelined ADC was implemented using 180 nm mixed-mode CMOS UMC technology. The stage occupies 0.0026 mm2. Sampling rate is 500 Ms/s, power consumption is approximately. 970 uW

show abstract

An inverter-based 6-bit pipelined ADC with low power consumption

2013

View full text Add to dashboard Cite

show abstract

A 6-bit CMOS inverter based pseudo-flash ADC with low power consumption

Morozov

Pilipko

Piatak

2013

East-West Design &Amp; Test Symposium (EWDTS 2013)

View full text Add to dashboard Cite

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

A 6-bit bias-less pipelined ADC with open-loop amplifiers

Cited by 2 publications

References 4 publications

An inverter-based 6-bit pipelined ADC with low power consumption

An inverter-based 6-bit pipelined ADC with low power consumption

A 6-bit CMOS inverter based pseudo-flash ADC with low power consumption

Contact Info

Product

Resources

About