A 6-bit low power flash ADC with a novel bubble error correction used in UWB communication systems

Zhang, Sheng; Wang, Shuo; Lin, Xiao; Ren, Guanjing

doi:10.1109/edssc.2014.7061168

Cited by 7 publications

(1 citation statement)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Flash analog-to-digital converters (ADCs) exhibit faster performance than other types of ADCs, as they can simultaneously compare an analog input voltage with multiple reference voltages using comparators. This makes them suitable for applications that require high-speed operation, such as high-speed links, ultrawideband receivers, and video processors [1][2][3][4][5]. Furthermore, they exhibit low conversion latency and, considering the operating speed of the digital circuit in the legacy process, have several advantages over successive approximation register (SAR) ADC.…”

Section: Introductionmentioning

confidence: 99%

500 MS/s 4-Bit Flash ADC with Complementary Architecture

Lee,

Song,

et al. 2024

J. Electromagn. Eng. Sci

View full text Add to dashboard Cite

This paper proposes a 500 MS/s 4-bit flash analog-to-digital converter (ADC) featuring a differential input voltage range of 1.2 V<sub>pp</sub> operating at a supply voltage of 1.2 V. Although the proposed circuit utilizes a conventional flash ADC structure, its track and hold circuit, driving buffer, and preamp circuits corresponding to the analog stages are designed using complementary architecture to attain a sufficient swing range even at a low supply voltage. Notably, the proposed structure satisfies the error requirements. The error source of the flash ADC, such as the comparator’s input referred offset, did not degrade its performance, while the use of a calibration circuit, characterized by power consumption and area burdens and increased complexity, could also be avoided. Therefore, the proposed flash ADC met the error requirements, such as the comparator’s input referred offset, without the need for calibration circuits. The chip, fabricated using the TSMC 65 nm process, covers an area of 1,160 × 950 μm<sup>2</sup> and consumes 78 mW of power. Furthermore, its signal-to-noise and distortion ratio and spurious-free dynamic range were measured to be 23.36 dB and 30.26 dB, respectively, at a sampling frequency of 500 MHz.

show abstract