2021
DOI: 10.1109/tcsii.2021.3052172
|View full text |Cite
|
Sign up to set email alerts
|

A 64K-Neuron 64M-1b-Synapse 2.64pJ/SOP Neuromorphic Chip With All Memory on Chip for Spike-Based Models in 65nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
22
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
7
1
1

Relationship

1
8

Authors

Journals

citations
Cited by 40 publications
(22 citation statements)
references
References 25 publications
0
22
0
Order By: Relevance
“…This custom integrated circuit (IC) should support parallel computing on multiple levels to decrease the compute latency (Chen, Krishna, Emer and Sze (2016)). In addition, the low firing rate of the proposed SRNN model also needs to be fully used by the designed IC to reduce the calculation and energy consumption (Kuang, Cui, Zhong, Liu, Zou, Dai, Wang, Yu and Huang (2021)). A fully functional and powerful IC can solve the above problems, which is the core component of retinal prostheses.…”
Section: Discussionmentioning
confidence: 99%
“…This custom integrated circuit (IC) should support parallel computing on multiple levels to decrease the compute latency (Chen, Krishna, Emer and Sze (2016)). In addition, the low firing rate of the proposed SRNN model also needs to be fully used by the designed IC to reduce the calculation and energy consumption (Kuang, Cui, Zhong, Liu, Zou, Dai, Wang, Yu and Huang (2021)). A fully functional and powerful IC can solve the above problems, which is the core component of retinal prostheses.…”
Section: Discussionmentioning
confidence: 99%
“…Moreover, neuromorphic computing has reached some significant milestones, which have been well summarized in [ 3 ]. At the time of publication for this paper, a few neuromorphic processors have already been manufactured and well-utilized: TrueNorth [ 36 ], Loihi [ 37 ], SpiNNaker [ 38 ], and some others still in development [ 39 ]. These neuromorphic processors are based on a non-Von Neumann computer architecture and can be well suited with an event-based camera, because of the spiking, asynchronous output of events.…”
Section: Event-based Depth Estimation In Hardwarementioning
confidence: 99%
“…Each coding method has the optimal threshold and leakage value interval, and the network energy efficiency with better accuracy is close. (5) The input encoding and inter-layer data sparsity show a negative correlation with inference accuracy, a positive correlation with energy efficiency, and a more ambiguous correlation with adversarial robustness, where the most important influencing factor is in the distribution of weights. In order to achieve the same issuing condition with parameters that have lower input encoding and inter-layer data sparsity during training, larger weights of local neurons are needed.…”
Section: ) Summarymentioning
confidence: 99%