A 66-dB SNDR Pipelined Split-ADC in 40-nm CMOS Using a Class-AB Residue Amplifier

Abstract

This paper presents a closed-loop class-AB residue amplifier for pipelined analog-to-digital converters (ADCs). It consists of a push-pull structure with a "split-capacitor" biasing circuit that enhances its power efficiency. The amplifier is inherently quite linear, and so incomplete settling can be used to save power while still maintaining sufficient linearity. This also allows the amplifier's gain to be corrected by adjusting its bias current. When combined with digital gain-error detection, in this case the split-ADC technique, the result is a powerefficient gain calibration scheme. In a prototype pipelined ADC, this scheme converges in only 12 000 clock cycles. With a near-Nyquist input, the ADC achieves 66-dB SNDR and 77.3-dB SFDR at 53 MS/s. Implemented in 40-nm CMOS, it dissipates 9 mW, of which 0.83 mW is consumed in the residue amplifiers. This represents a 1.8× improvement in power efficiency compared to state-of-the-art class-AB residue amplifiers.

A Continuous-Time Zoom ADC for Low-Power Audio Applications

“…5.a) [3,4,5]. As discussed in [15], the linearity of a fully-differential amplifier, however, is worse than that of its pseudo-differential counterpart (Fig. 5.b).…”

“…However, removing the tail current source makes a pseudo-differential amplifier difficult to bias robustly. The dynamic biasing techniques proposed for SC designs [1,15,16], are not suitable for CT operation. Furthermore, pseudo-differential amplifiers usually suffer from poor PSRR and CMRR [1].…”

A Survey on Analog-to-Digital Converter Integrated Circuits for Miniaturized High Resolution Ultrasonic Imaging System

“…Moreover, pipelined ADCs in [56] and [59] have the characteristics of the higher speed and precision, but the power consumption is usually large. The choice of the fabrication process affects the area of the ADC circuit.…”

“…The developed ADC can achieve a SNR of 61 dB at 5 MHz, and the measured DNL and INL are 1.35 LSB and 2.25 LSB, respectively. In addition, in order to improve power efficiency, Akter et al [59] proposed a split-pipelined ADC with a closed-loop class AB residual amplifier (as shown in Figure 14b). The overall ADC is composed of nine substages (1.5-bit per stage) and a 5-bit flash ADC.…”

A 7.3-μ W 13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping

“…This amplifier has an inverter-based input stage to boost transconductance, and it includes switches to enable dutycycling. The dc gain of this amplifier is designed to be 40×, and the required 18× gain can be obtained by controlling the enable time to achieve incomplete settling [20], [21]. The static bias current of the amplifier is 17 μA, and the power-on time is 14 ns.…”