A 802.11A Pulse-Swallow Integer-N Frequency Synthesizer

Tien, Cheng-Chan; Tien, Tsung-Mo; Jou, and Christina F.

doi:10.2528/pierc09021705

Cited by 3 publications

(2 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The synthesizer is a critical component in modern electronic systems [2]. In most communication systems or radar systems, the frequency synthesizer is used to supply a stable clock or convert the transmission data up/down to the desired frequency band.…”

Section: Introductionmentioning

confidence: 99%

A Q-Band FREQUENCY SYNTHESIZER IN 0.13 ΜM SIGE BICMOS

Li¹,

Xiong²,

He³

et al. 2014

PIER C

View full text Add to dashboard Cite

Abstract-In this paper, a 42 GHz frequency synthesizer fabricated with 0.13 µm SiGe BiCMOS technology is presented, which consists of an integer-N fourth-order type-II phase locked loop (PLL) with a LC tank VCO and a frequency doubler. The core PLL has three-stage current mode logic (CML) and five stage true single phase clock (TSPC) logic in the frequency divider. Meanwhile, a novel balanced common-base structure is used in the frequency doubler design to widen the bandwidth and improve the fundamental rejection. The doubler shows a 41% fractional 3 dB bandwidths with a fundamental rejection better than 25.7 dB. The synthesizer has a maximum output power of 0 dBm with a DC power consumption of 60 mW. The worst phase noise at 100 kHz, 1 MHz and 10 MHz offset frequencies from the carrier is −71 dBc/Hz, −83 dBc/Hz and −102.4 dBc/Hz, respectively.

show abstract

Section: Introductionmentioning

confidence: 99%

A Q-Band FREQUENCY SYNTHESIZER IN 0.13 ΜM SIGE BICMOS

Li¹,

Xiong²,

He³

et al. 2014

PIER C

View full text Add to dashboard Cite

show abstract

“…Circuits and modules based on the coplanar waveguide (CPW) are cost-effective and high-performance solutions for those high-frequency systems because they need no backside processing like micro-via and have compatibility with flip-chip packaging and the small dispersion effect [3]. However, the coplanar devices can suffer from parasitic problems of leakage, coupling, and resonance at their packaging level [4].…”

Section: Introductionmentioning

confidence: 99%

Resonance-free HRS MEMS package for microwave and millimeter-wave

Song

Ono

Lee

et al.

The 13th International Conference on Solid-State Sensors, Actuators and Microsystems, 2005. Digest of Technical Papers. TRANSDU

View full text Add to dashboard Cite

A silicon (Si) micro electro mechanical system (MEMS) package using a lightiy-doped Si chip carrier for coplanar waveguide (CPW) microwave and millimeter-wave integrated circuits (MMICs) is proposed in order to reduce parasitic problems of leakage, coupling, and resonance. The proposed chip carrier scheme is verified by fabricating and measuring a high resistivity silicon (HRS, 10 k k m ) CPW on three types of carriers (conductor-back metal, lightly-doped Si, and HRS) in the frequency range 0.5 to 40 GHz. The proposed MEMS package using the lightly-doped (15 Il.cm) Si chip carrier and the WRS shows the low loss and resonance-free since the lightly-doped Si chip carrier effectively absorbs and suppresscs the resonant leakage. The Si MEMS package for CPW MMICs has an insertion loss ( s2,) of 2.0 d3, a reflection loss ( s,, ) of 10 dB, and a power loss (PL ) of 6.0 dB up to 40 GHz.

show abstract

A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for High Speed Phase Frequency Detector in 180 nm CMOS Technology

Talwekar¹,

Limaye²

2012

VLSICS

View full text Add to dashboard Cite

A high speed low power consumption positive edge triggered Delayed (D) flip-flop was designed for increasing the speed of counter in Phase locked loop, using 180 nm CMOS technology. The designed counter has been used in the divider chip of the phase locked loop. A divide counter is required in the feedback loop to increase the VCO frequency above the input reference frequency. The proposed circuit is faster than conventional circuit as it has fast reset operation. The circuit consumes less power as it prevents short circuit power consumption. The circuit operates at 1.8V power supply. This work has been used in the design. of 2.4 GHz CMOS PLL targeting OFDM application. The CMOS based fast D-ff circuit has designed and simulated by Virtuoso tool of CADENCE spectre KEYWORDS

show abstract

A 802.11A Pulse-Swallow Integer-N Frequency Synthesizer

Cited by 3 publications

References 6 publications

A Q-Band FREQUENCY SYNTHESIZER IN 0.13 ΜM SIGE BICMOS

A Q-Band FREQUENCY SYNTHESIZER IN 0.13 ΜM SIGE BICMOS

Resonance-free HRS MEMS package for microwave and millimeter-wave

A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for High Speed Phase Frequency Detector in 180 nm CMOS Technology

Contact Info

Product

Resources

About