A high speed low power consumption positive edge triggered Delayed (D) flip-flop was designed for increasing the speed of counter in Phase locked loop, using 180 nm CMOS technology. The designed counter has been used in the divider chip of the phase locked loop. A divide counter is required in the feedback loop to increase the VCO frequency above the input reference frequency. The proposed circuit is faster than conventional circuit as it has fast reset operation. The circuit consumes less power as it prevents short circuit power consumption. The circuit operates at 1.8V power supply. This work has been used in the design. of 2.4 GHz CMOS PLL targeting OFDM application. The CMOS based fast D-ff circuit has designed and simulated by Virtuoso tool of CADENCE spectre KEYWORDS

No abstract

No abstract

1 Time to market becomes a critical constraint in the context of increase in size and complexity of embedded system design. The paper presents a methodology for the interface of any custom hardware with the system designed around a soft core processor through general purpose input and output (GPIO). The custom hardware under consideration is 'Advanced Encryption Standard Algorithm (AES). An 'AES,' is a standard encryption algorithm used in many security networks for transmission of data. The algorithm is written in 'VHDL,' and is interfaced with the processor by custom peripherals. The 'NIOS II' soft core processor is used to ensure the flexibility and ease of custom hardware interface. The system is designed using 'SOPC' builder tool in 'ALTERA'. An 'AES,' is interfaced with the system using 'GPIO' and the control part is implemented in software in 'NIOS II' integrated development environment (IDE). The implementation is done on 'Cyclone II FPGA' kit. In the present investigation, based on performance results it is verified that the implementation of 'AES' as a 'custom hardware,' facilitates the considerable reduction in thermal power dissipation in comparison with implementation in hardware. However, in comparison with implementation in software, 'AES' as a 'custom hardware,' accelerates the system.

No abstract