2007 IEEE Custom Integrated Circuits Conference 2007
DOI: 10.1109/cicc.2007.4405817
|View full text |Cite
|
Sign up to set email alerts
|

A -90 dBm sensitivity 0.13 μm CMOS bluetooth transceiver operating in wide temperature range

Abstract: A 2.4GHz 0.13µm CMOS transceiver achieving high RX sensitivity and high-quality TX signals between −40 o C and +90 o C is presented.A low-IF receiver and directconversion transmitter architecture is employed.A temperature compensated receiver chain including LNA achieves a sensitivity of −89.6dBm even in the worst environmental condition. Linearity optimization for the transmitter chain including a variable biasing circuit in PA reduces the second harmonics of TX signals so that it suppresses the VCO pulling a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2009
2009
2018
2018

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 12 publications
(3 citation statements)
references
References 9 publications
0
3
0
Order By: Relevance
“…10 to keep constant LNA gain [4]. In the case of only considering T C of MOSFET, this temperature dependence is almost linear and is expressed as equation (1).…”
Section: A Temperature Variationsmentioning
confidence: 99%
“…10 to keep constant LNA gain [4]. In the case of only considering T C of MOSFET, this temperature dependence is almost linear and is expressed as equation (1).…”
Section: A Temperature Variationsmentioning
confidence: 99%
“…Reference [41] claims only a 0.6dB loss through the duplexer but does not show its design. Other designs such as [37] have the transmiter (TX) and receiver (RX) and their respective antennas on separate chips, and thus do not require duplexers.…”
Section: Transceivers and Duplexersmentioning
confidence: 99%
“…40K ohms) connected in series with an ideal voltage to ground. This resistor should emulate the R^s of a current source biasing the transistor as shown in [41]. The drain is biased at a supply voltage Vdd/2 via a hypothetical ideal inductor of value 1H, which acts as RF choke, providing the transistor drain voltage to be set at mid-rail (Vdd/2) in order to obtain maximum linearity.…”
Section: Bias and Transistor Parameter Determinationmentioning
confidence: 99%