2021
DOI: 10.1109/lmwc.2020.3042233
|View full text |Cite
|
Sign up to set email alerts
|

A Broadband PVT-Insensitive All-nMOS Noise-Canceling Balun-LNA for Subgigahertz Wireless Communication Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 17 publications
(3 citation statements)
references
References 12 publications
0
3
0
Order By: Relevance
“…Even though [13] provides high gain and slightly better NF, its linearity is worse, while consuming more power and occupying 2× the area. Moreover, [19] consumes lower dc power; however its NF, gain and bandwidth performance are worse, and it needs a higher 1.2 V supply, while requiring an additional buffer to drive the external 50 load. Finally, [22] consumes less dc power and provides a bit higher gain; however its NF and linearity performance are worse even at a higher 1.2 V supply, and it requires an extra buffer to drive the external 50 load.…”
Section: Measurement Resultsmentioning
confidence: 99%
“…Even though [13] provides high gain and slightly better NF, its linearity is worse, while consuming more power and occupying 2× the area. Moreover, [19] consumes lower dc power; however its NF, gain and bandwidth performance are worse, and it needs a higher 1.2 V supply, while requiring an additional buffer to drive the external 50 load. Finally, [22] consumes less dc power and provides a bit higher gain; however its NF and linearity performance are worse even at a higher 1.2 V supply, and it requires an extra buffer to drive the external 50 load.…”
Section: Measurement Resultsmentioning
confidence: 99%
“…Regarding the chip size, it is worth noting that the level of integration is different for each design. Some references utilized off-chip inductors, capacitors, or bias tees for injecting RF signals or biasing the circuit TCAS I 2020 [12] TCAS II 2021 [15] TMTT 2017 [19] TCAS I 2019 [20] TMTT 2012 [21] This work [9], [12], [13], [14]. These components, however, are difficult to be integrated on-chip in general due to large areas or poor performance, so they are often placed on circuit boards.…”
Section: Discussionmentioning
confidence: 99%
“…Previous studies on CG-CS topology [3][4][5][6][7][8][9][10][11][12] show that a balanced condition between the CG and CS stages is essential for the noise canceling condition. Furthermore, scaling between the transconductance of the CS stage (gm CS ) and the transconductance of the CG stage (gm CG ) also affects the NF performance [3].…”
Section: Introductionmentioning
confidence: 99%