2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)
DOI: 10.1109/iscas.2004.1329000
|View full text |Cite
|
Sign up to set email alerts
|

A CMOS 10 Gb/s clock and data recovery circuit with a novel adjustable K/sub pd/ phase detector

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 5 publications
0
0
0
Order By: Relevance