2023
DOI: 10.1109/jsen.2023.3236678
|View full text |Cite
|
Sign up to set email alerts
|

A CMOS Fully Differential Optoelectronic Receiver for Short-Range LiDAR Sensors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
6
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
4
2

Relationship

1
5

Authors

Journals

citations
Cited by 7 publications
(6 citation statements)
references
References 22 publications
0
6
0
Order By: Relevance
“…Figure 2 depicts the schematic diagrams of the crucial AFE circuits (i.e., DFD-TIA, CI-PA, and TDA-NIC with offset cancellation). Previously, various AFE optical receivers have been suggested [6][7][8][9][10][11][12][13] where off-chip APDs were mostly integrated on PC-boards via bond-wires. As previously mentioned, this bond-wire interconnection may lead to the considerable increase of packaging costs in the cases of multi-channel receiver arrays, and mandate on-chip electrostatic discharge protection diodes (ESD) which, however, deteriorate the receiver bandwidth and worsen the noise performance.…”
Section: Afe Circuitsmentioning
confidence: 99%
See 4 more Smart Citations
“…Figure 2 depicts the schematic diagrams of the crucial AFE circuits (i.e., DFD-TIA, CI-PA, and TDA-NIC with offset cancellation). Previously, various AFE optical receivers have been suggested [6][7][8][9][10][11][12][13] where off-chip APDs were mostly integrated on PC-boards via bond-wires. As previously mentioned, this bond-wire interconnection may lead to the considerable increase of packaging costs in the cases of multi-channel receiver arrays, and mandate on-chip electrostatic discharge protection diodes (ESD) which, however, deteriorate the receiver bandwidth and worsen the noise performance.…”
Section: Afe Circuitsmentioning
confidence: 99%
“…Besides, the practical CMOS implementation of on-chip APDs results in low responsivity [14]. Despite these shortcomings, we have optimized the AFE circuits with the exploitation of CMOS on-chip avalanche multiplication [10,15].…”
Section: Afe Circuitsmentioning
confidence: 99%
See 3 more Smart Citations