2019
DOI: 10.1016/j.aeue.2019.06.002
|View full text |Cite
|
Sign up to set email alerts
|

A compact four quadrant CMOS analog multiplier

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(2 citation statements)
references
References 7 publications
0
2
0
Order By: Relevance
“…4 shows the results of the simulation test of thetransfer (DC) characteristics of the proposed multiplier circuit in the case whenthe input currents are continuously changed in the range from −100 up to +100 μA.Based on this, it can be concluded that the linearity in the transfer characteristicis provided in this range, while the maximum value of THD is about 0.1%. Theproposed multiplier provides a simpler configuration then the circuits described in[3, 19, 31–35], while the low power consumption (<1 mW) employs only asingle VDTA. For these reasons, the proposed multiplier configuration can be usedfor the realisation of variable gain amplifiers, adaptive filters, phase‐lockedloops, amplitude modulators, squarer and frequency doublers [31].…”
Section: Simulation and Experimental Resultsmentioning
confidence: 99%
“…4 shows the results of the simulation test of thetransfer (DC) characteristics of the proposed multiplier circuit in the case whenthe input currents are continuously changed in the range from −100 up to +100 μA.Based on this, it can be concluded that the linearity in the transfer characteristicis provided in this range, while the maximum value of THD is about 0.1%. Theproposed multiplier provides a simpler configuration then the circuits described in[3, 19, 31–35], while the low power consumption (<1 mW) employs only asingle VDTA. For these reasons, the proposed multiplier configuration can be usedfor the realisation of variable gain amplifiers, adaptive filters, phase‐lockedloops, amplitude modulators, squarer and frequency doublers [31].…”
Section: Simulation and Experimental Resultsmentioning
confidence: 99%
“…The Gilbert cell, shown in Fig. 1 [1], is the base for many variations of this type of multipliers [2]- [10]. It consists of two cross-coupled differential pairs formed by transistors M1-M4 and controlled by one differential input signal 𝑉 𝑥𝑦 = 𝑉 𝑥 − 𝑉 𝑦 .…”
Section: Conventional Four-quadrant Multipliersmentioning
confidence: 99%