“…The difficulties of testing such systems arises from the limited observability and controllability of internal circuit structures, along with the non-linear effect that analog faults may cause on a circuit [4,5,6]. Much research is currently addressing the observability and controllability problems by providing test structures on chip, i.e., the Built-In Self-Test (BIST) approach [7,8,9,10,111. In conjunction with analog BIST, work is also directed at the identification problem [12,13,14, 151, i.e., identifying the presence of faulty components in a network.…”