A constant loop bandwidth fractional-Nfrequency synthesizer for GNSS receivers

Abstract

A constant loop bandwidth fractional-N frequency synthesizer for portable civilian global navigation satellite system (GNSS) receivers implemented in a 130 nm 1P6M CMOS process is introduced. Via discrete working regions, the LC-VCO obtains a wide tuning range with a simple structure and small VCO gain. Spur suppression technology is proposed to minimize the phase offset introduced by PFD and charge pumps. The optimized bandwidth is maintained by an auto loop calibration module to adjust the charge pump current when the PLL output frequency changes or the temperature varies. Measurement results show that this synthesizer attains an in-band phase noise lower than −93 dBc at a 10 kHz offset and a spur less than −70 dBc; the bandwidth varies by ± 3% for all the GNSS signals. The whole synthesizer consumes 4.5 mA current from a 1 V supply, and its area (without the LO tested buffer) is 0.5 mm2.

A fully integrated multi-standard frequency synthesizer for GNSS receivers with cellular network positioning capability

“…[11] Ref. [12] Ref. [13] This Phase noise (dBc/Hz) -92 @ 100 kHz -95 @ 200 kHz -80 @100 kHz -93 @ 10 kHz -93 @100 kHz < 80 @100 kHz -115 @ 1 MHz -118 @ 1 MHz -115 @ 1 MHz -118 @ 1 MHz -117 @ 1 MHz -113 to -124 @ time achieves a constant loop bandwidth for each standard.…”