2017
DOI: 10.1016/j.mejo.2017.05.012
|View full text |Cite
|
Sign up to set email alerts
|

A constrained optimization approach for accurate and area efficient bandgap reference design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…To reduce the effect of non-ideal factors such as process deviation on the output reference voltage [5] , this design uses a trim circuit to adjust the TC of the voltage by changing magnitude of the resistance Figure 5. Schematic of trimming resistors.…”
Section: Trimmingmentioning
confidence: 99%
“…To reduce the effect of non-ideal factors such as process deviation on the output reference voltage [5] , this design uses a trim circuit to adjust the TC of the voltage by changing magnitude of the resistance Figure 5. Schematic of trimming resistors.…”
Section: Trimmingmentioning
confidence: 99%