2000
DOI: 10.1109/16.848299
|View full text |Cite
|
Sign up to set email alerts
|

A cost effective embedded DRAM integration for high density memory and high performance logic using 0.15 μm technology node and beyond

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2004
2004
2017
2017

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 23 publications
(1 citation statement)
references
References 18 publications
0
1
0
Order By: Relevance
“…As device down-scaling, however, physical vapor deposition, typically used for metal deposition, suffers from poor step coverage in high aspect ratio contact holes. 8,9) Therefore, ALD Ni is required for nanoscale device contact because ALD has excellent conformality and compatibility to current Si unit process. 10) Until now, although several studies on Ni ALD have been performed, they have showed limitations such as complex process, low purity, and low growth rate.…”
Section: Introductionmentioning
confidence: 99%
“…As device down-scaling, however, physical vapor deposition, typically used for metal deposition, suffers from poor step coverage in high aspect ratio contact holes. 8,9) Therefore, ALD Ni is required for nanoscale device contact because ALD has excellent conformality and compatibility to current Si unit process. 10) Until now, although several studies on Ni ALD have been performed, they have showed limitations such as complex process, low purity, and low growth rate.…”
Section: Introductionmentioning
confidence: 99%