2010 IEEE International Memory Workshop 2010
DOI: 10.1109/imw.2010.5488390
|View full text |Cite
|
Sign up to set email alerts
|

A critical examination of 3D stackable NAND Flash memory architectures by simulation study of the scaling capability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
27
0

Year Published

2011
2011
2017
2017

Publication Types

Select...
4
2
2

Relationship

0
8

Authors

Journals

citations
Cited by 57 publications
(27 citation statements)
references
References 1 publication
0
27
0
Order By: Relevance
“…Several variants of oxide and even the combination with a metal gate and Hi-K could be employed in CT devices [5,10]. In 2D NAND, the basic cell structure is based on a floating gate (FG), where an insulated polysilicon structure between the gate and the channel, the FG, is used to store the electrons.…”
Section: The Storage Method: Transitioning From Floating Gate To Charmentioning
confidence: 99%
See 2 more Smart Citations
“…Several variants of oxide and even the combination with a metal gate and Hi-K could be employed in CT devices [5,10]. In 2D NAND, the basic cell structure is based on a floating gate (FG), where an insulated polysilicon structure between the gate and the channel, the FG, is used to store the electrons.…”
Section: The Storage Method: Transitioning From Floating Gate To Charmentioning
confidence: 99%
“…Several variants of oxide and even the combination with a metal gate and Hi-K could be employed in CT devices [5,10]. …”
Section: The Storage Method: Transitioning From Floating Gate To Charmentioning
confidence: 99%
See 1 more Smart Citation
“…Moreover, most of them are not optimal in terms of bit density and bit cost, because of process issues such as the pipeline process, word line separation, and grain boundary limitation. In addition, minimum cell size is limited by the hole for the vertical channel with Poly-Si channel and surrounded ONO [8]. In this paper, we propose a scalable 3D NAND flash structure using fringing field in order to overcome scalability issues of conventional 3D NAND structures.…”
Section: Introductionmentioning
confidence: 99%
“…These advantages include lower programming voltage, superior programming/erasing speeds, and a simple fabrication process compatible with standard complementary metal-oxidesemiconductor technology [1][2][3]. Recently, CTF memory devices have gained increasing interest in the three dimensional (3D) integration for next generation nonvolatile memory technology [4,5]. The tunnel oxide thickness plays a crucial role in regulating the erasing speed, data retention characteristics and charge loss mechanisms for CTF memory devices [6], while the thickness of the nitride charge trapping layer is less critical.…”
Section: Introductionmentioning
confidence: 99%